FAST TTL Logic Series Supplement to IC 15

Philips Components



FAST TTL LOGIC SERIES SUPPLEMENT

		page
Preface		iii
Product status and definitions		iv
Numerical index (supplement data sheets)	• • • • • • • • • • • • • • • • • • • •	,v
Supplement data sheets		1
FAST application notes		
AN219: a metastability primer		280
AN220: synchronizing and clock driving solutions — using the 74F50XXX family		283
AN221: multiplying and dividing clock frequencies — using the 74F50729		287
AN222: eliminating glitches — using the 74F50XXX family		290

Signetics reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Signetics assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Signetics makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Signetics Products are not designed for use in life support appliances, devices, or systems where malfunction of a Signetics Product can reasonably be expected to result in a personal injury. Signetics customers using or selling Signetics Products for use in such applications do so at their own risk and agree to fully indemnify Signetics for any damages resulting from such improper use or sale.

Signetics registers eligible circuits under the Semiconductor Chip Protection Act.

© Copyright 1990 NAPC.

All rights reserved.

PREFACE

Since the publication of the 1990 FAST Logic Data Handbook, twenty-four new products have been released. Product specifications for these products are contained in this supplement and supercede any previously published "Preliminary Specifications".

74F189A	74F711	74F1763	74F8960
74F219A	74F712	74F1766	74F8962
74F646A	74F723	74F3893	74F8963
74F648A	74F725	74F5074	74F50109
74F651A	74F777	74F5300	74F50728
74F652A	74F807	74F5302	74F50729

A series of Industrial Temperature part types, guaranteed over an extended temperature range of -40° C to $+85^{\circ}$ C (instead of the traditional temperature range of 0° C to $+70^{\circ}$ C) has also been released. Specifications for these parts and ordering information has been added to the existing data sheets. An "I" prefix has been added to designate the industrial temperature range part types:

174F86	174F244B	174F656A	174F3037
174F112	174F280B	174F657	
174F175	174F655A	174F776	

Development of the following part types listed as "preliminary" in the 1989 FAST Logic Data Handbook has been discontinued and these should not be considered as valid part types:

74F657A	74F1761	74F4763
/4F03/A	/451/01	/454/00

Additional changes, corrections, or additions to existing specifications have been made and are included in this supplement for reference. Only those pages of individual product specifications which had a change, correction, pr addition are included along with the first page of the product specification. All revised areas have been highlighted by a bold dotted square to facilitate locating the change.

Four application notes AN219, AN222, AN220 and AN222 which support the 74F50XXX family are contained in this supplement. These application notes are not in the 1989 FAST Data Manual.

This booklet is a supplement to the 1990 FAST Logic Data Handbook and should be used in conjunction with it.

Philips Components

Product Status

FAST Logic Products

DEFINITIONS		
Data Sheet Identification	Product Status	Definition
Objective Specification	Formative or In Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data and supplementary data will be published at a later date. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	Full Production	This data sheet contains Final Specifications. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

August 1990

İ۷

Numerical index (supplement data sheets)

TABLE OF CONTENTS

PART NO.	DATE REV.	DESCRIPTION OF ADDITION/CHANGE	PAGE
74F06	11/27/90	DC Electrical Characteristics (Vol - Max Low-level output voltage)	1
74F07		DC Electrical Characteristics (Vol - Max Low-level output voltage)	1
74F74		Logic Symbol (Pins 11, 10, 13), AC Waveforms (Dn)	3
74F85		1/O loading & Fan-Out table, Logic Diagram (pin3), Ordering Info. (SOL)	5
74F86		Added feature of Industrial Temperature Range (-40 to +85 C)	7
74F112		Added feature of Industrial Temperature Range (-40 to +85 C)	9
74F132		AC Electrical Characteristics (Propagation Delays)	11
74F133		I/O loading & Fan-Out table (pins)	13
74F139		I/O loading & Fan-Out table (Load value H/L)	14
74F154		Fctn. Table (A Inputs)	15
74F164		Ordering Info. (SO), AC Elec. Char. (Prop Delay, MR to Qn)	17
74F175		Text (Features), Table 2 (Ind. Temp Spec), AC Elec. Char., AC Set-Up Rec.	19
74F189A		New Product Specification	21
74F192		Timing Diagram (TCD & Q3)	27
74F195		AC Electrical Characteristics (Propagation Delay, CP to Qn)	29
74F219A		New Product Specification	31
74F242		AC Electrical Characteristics (propagation delays)	37
74F243		AC Electrical Characteristics (propagation delays on the 242 only)	37
74F244		Added feature of Industrial Temperature Range (-40 to +85 C)	39
74F251		AC Electrical Characteristics (Output Disable Time, Output Enable Time)	41
74F251A		AC Electrical Characteristics (On the 251 only)	41
74F257		Logic Diagram (Nor gates changed to OR gates)	43
74F269		Logic Diagram, Application (Cascading Diagram)	45
74F280A		AC Elec. Char. (Prop. Delay, In-SigE), DC Elec. Char. (High Level Input Current).	48
74F280B		Added feature of Industrial Temperature Range (-40 to +85 C)	48
74F298		AC Electrical Characteristics (fmax)	51
74F299		I/O loading & Fan-Out table, Pin Conf., Logic Symbol, Logic Diagram, Fctn. Table	53
74F323		I/O loading & Fan-Out table, Pin Conf., Logic Symbol, Logic Diagram, Fctn. Table	56
74F365		AC Electrical Characteristics (OE Time to High or Low Level)	59
74F366		AC Electrical Characteristics (OE Time to High or Low Level)	59
74F367		AC Electrical Characteristics (OE Time to High or Low Level)	59
74F368		AC Electrical Characteristics (OE Time to High or Low Level)	59
74F373		Table 1 & 2 (Propagation delay & fmax)	61
74F374		Table 1 & 2 (Propagation delay & fmax)	61
74F378		Text (Features)	62
74F410		Text (Functional Description)	63
74F524		I/O loading & Fan-Out table (C/SO - Def.)	65
74F524 74F539		Pin Conf., Logic Symbol, Logic Diagram (Pin No.)	66
74F540		AC Electrical Characteristics (OE Time to High or Low Level)	68
74F541		AC Electrical Characteristics (OE Time to High or Low Level) On the 540 only	68
74F543			70
74F544		IEEE/IEC Logic Symbol	
74F544 74F552		IEEE/IEC Logic Symbol I/O loading & Fan-Out table (Def.)	70
74F563		Table 1&2 (Prop delay & fmax), I/O table & Fan-out, AC Elec Char, AC Set-Up Req	72
74F564		Table 1&2 (Prop delay & fmax), I/O table & Fan-out, AC Elec Char, AC Set Up Req	73
74F573		DC Elec. Char. (Icc), AC Elec. Char. (F574 only), Tables 1,2, AC Set-Up Rec.	74-1
74F574		DC Elec. Char. (Icc), AC Elec. Char. Tables 1,2, AC Set-Up Rec	74-1
74F579		AC Elec. Char., AC Set-Up Req., Logic Diagram	75
74F582		Text (Description)	79
74F595	4/18/90	AC Elec. Char, AC Set-Up Req., Pin Conf., Logic Symbol (pin 9)	80

TABLE OF CONTENTS

PART NO.	DATE REV.	DESCRIPTION OF ADDITION/CHANGE	PAGE
74F597	2/1/90	Updated Preliminary Specification	82
74F598		Updated Preliminary Specification	82
74F604		Text (Title, Description), Logic symbol (IEE/IEC), AC Elec. Char., I/O loading table	92
74F605		Text (Title, Description), Logic symbol (IEE/IEC), AC Elec. Char., I/O loading table	96
74F621		Text (features), Test Ckt & Waveforms, Graph, AC Waveforms	99
74F622		Text (featues), Test Ckt & Waveforms, Graph, AC Waveforms	99
74F640		AC Electrical Characteristics	102
74F641		AC Electrical Characteristics	104
74F642		AC Electrical Characteristics	104
74F646		AC/DC Elec. Char., Rec. Oper. Cond., Fctn Table (first two rows)	107
74F646A		New Product Specification	107
74F648		AC/DC Elec. Char., Rec. Oper. Cond., Fctn Table (first two rows)	107
74F648A		New Product Specification	107
74F651		Text (Features), DC Elec. Char. (Io)	116
74F651A		New Product Specification	116
74F652		Text (Features), DC Elec. Char. (Io)	116
74F652A		New Product Specification	116
74F655A		Added feature of Industrial Temperature Range (-40 to +85 C)	124
74F656A		Added feature of Industrial Temperature Range (-40 to +85 C)	124
74F657		Text (Features), Ordering Info. (Ind. Temp), AC/DC Elec. Char.,	127
74F657A	3/19/90	Deleted Part type	121
74F676	4/19/00	Logic Diagram	104
74F076 74F711		New Product Specification	134
			136
74F712		New Product Specification	136
74F723		New Product Specification	143
74F725		New Product Specification	143
74F776		Added feature of Industrial Temperature Range (-40 to +85 C)	151
74F777		New Product Specification	153
74F779		Text (Features),	160
74F786		AC Electrical Characteristics	161
74F807		New Product Specification	163
74F821		AC Set-Up Req., DC Elec. Char., Fctn Table notes,	170
74F822		AC Set-Up Req., DC Elec. Char., Fctn Table notes,	170
74F823		AC Set-Up Req., DC Elec. Char., Fctn Table notes,	170
74F824		AC Set-Up Req., DC Elec. Char., Fctn Table notes,	170
74F825		AC Set-Up Req., DC Elec. Char., Fctn Table notes,	170
74F826		AC Set-Up Req., DC Elec. Char., Fctn Table notes,	170
74F835		Text (Features), Table 1, AC/DC Elec. Char., AC Set-UP Req.	174
74F841		AC Waveforms	177
74F842		AC Waveforms	177
74F843		AC Waveforms	177
74F844		AC Waveforms	177
74F845		AC Waveforms	177
74F846		AC Waveforms	177
74F1604		Pin Configuration	179
74F1760	8/23/89	Updated Preliminary Specification	180
74F1761		Deleted Part type	
74F1763	11/17/89	New Product Specification	187
74F1764		DC Elec. Char. (Vol)	199
74F1764-1	5/17/90	DC Elec. Char. (Vol)	199

TABLE OF CONTENTS

PART NO.	DATE REV.	DESCRIPTION OF ADDITION/CHANGE	PAGE
74F1765	5/17/90	DC Elec. Char. (Vol)	199
74F1765-1		DC Elec. Char. (Vol)	199
74F1766		New Product Specification	200-1
74F2952		Ordering Info., Pin Conf.	201
74F2953		Ordering Info., Pin Conf.	201
74F3037		Added feature of Industrial Temperature Range (-40 to +85 C)	203
74F3038		AC Electrical Characteristics, Ordering Info.	206
74F3040		Ordering Info., AC/DC Electrical Characteristics	208
74F3893	9/15/89	New Product Specification	210
74F4763		Deleted Part type	
74F5074	1/8/90	New Product Specification	215
74F5300	12/13/89	New Product Specification	222
74F5302	1/8/90	New Product Specification	228
74F8960		New Product Specification	235
74F8961		Recommended Oper. Cond., AC Waveforms	235
74F8962		New Product Specification	246
74F8963		New Product Specification	246
74F30240	9/15/89	Ordering Info.	256
74F30244		Ordering Info.	256
74F30245		Pin Conf., Logic Symbol, Logic Symbol (IEEE/IEC), AC Elec. Char.	257
74F30640		Pin Conf., Logic Symbol, Logic Symbol (IEEE/IEC), AC Elec. Char.	257
74F50109	1/8/90	New Product Specification	260
74F50728	3/19/90	New Product Specification	267
74F50729	5/3/90	New Product Specification	273
AN219	Nov-89	A Metastability Primer	280
AN220		Synchronizing and Clock Driving Solutions Using the 74F50XXX Family	285
AN221	Jan-90	Multiplying and Dividing Clock Frequencies Using the 74F50729	290
AN222	Jan-90	Eliminating Glitches Using the 74F50XXX Family	293



Supplement data sheets



Document No.	853-1122
ECN No.	98618
Date of issue	November 27, 1989
Status	Product Specification
FAST Products	

FAST 74F06, 74F07 Inverter/Buffer/Drivers

74F06 Hex Inverter Buffer/Driver (Open Collector) 74F07 Hex Buffer/Driver (Open Collector)

FEATURES

- Open Collector output drive 64mA
- · High speed
- 12V output termination voltage
- · Symmetrical propagation delays

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F06	3.5ns	18mA
74F07	4.5ns	21mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	N74F06N, N74F07N
14-Pin Plastic SO	N74F06D, N74F07D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D _n	Data input	1.0/1.0	20μA/0.6mA
مَ	Data output ('F06)	OC/106.7	OC/64mA
Qn	Data output ('F07)	OC/106.7	OC/64mA


NOTE:


- 1. One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.
- 2. OC = Open Collector.

PIN CONFIGURATION



LOGIC SYMBOL





Inverter/Buffer/Drivers

74F06, 74F07

RECOMMENDED OPERATING CONDITIONS

		LIMITS			
SYMBOL	PARAMETER	Min	Nom	Max	UNIT
v _{cc}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			٧
V _{IL}	Low-level input voltage			0.8	٧
I _{IK}	Input clamp current			-18	mA
V _{OH}	High-level output voltage			12	V
loL	Low-level output current			64	mA
T _A	Operating free-air temperature range	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		1		LIMITS		•					
SYMBOL	SYMBOL PARAMETER				TEST CONDITION	IS'	Min	Typ ²	Max	UNIT	
l _{OH}	High-level output curre	ent		V _{CC} = MIN, V _{IL} = MAX, V _{OH} =MAX, V _{IH} = MIN				250	μА		
			V _{CC} = MIN,	I MAY	±10%V _{CC}		0.30	0.50			
V _{OL}	Low-level output voitag	voitage		v-level output voltage $ \begin{array}{c c} V_{CC} = MIN, \\ V_{IL} = MAX, \\ V_{IH} = MIN \end{array} $		OL =WAA	±5%V _{CC}		0.30	0.50	V
V _{IK}	Input clamp voltage			V _{CC} = MIN, I ₁ = I _{IK}			-0.73	-1.2	v_		
I,	Input current at maxim	ium input vo	oltage	V _{CC} =MAX, V _I = 7.0V				100	μА		
I _{IH}	High-level input curren	nt		V _{CC} = MAX, V _I = 2.7V				20	μА		
I	Low-level input curren	t		V _{CC} = MAX, V _I = 0.5V				-0.6	mA		
		74F06	I _{ссн}					5.0	8.0	mA	
	County command factall	1 1	I _{CCL}	V MAY				30	43	mA	
cc	Supply current [total]	74F07	I _{CCH}	V _{CC} = MAX				10	14	mA	
	1 1	I _{CCL}					32	45	mA		

AC ELECTRICAL CHARACTERISTICS

				LIMITS					
SYMBOL	SYMBOL PARAMETER		TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 100Ω		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50 \text{pF}$ $R_{L} = 100\Omega$		UNIT	
				Min	Тур	Max	Min	Max	1
t _{PLH}	Propagation delay	74F06	Waveform 1	2.0 1.5	3.5 3.0	6.0 5.5	1.5 1.0	6.5 6.0	ns
t _{PLH}	Propagation delay D _n to Q _n	74F07	Waveform 2	2.0 3.0	4.0 5.0	6.0 7.0	2.0 2.5	6.5 7.5	ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2. All typical values are at V_{CC} = 5V, T_A = 25°C.

598
ay 15, 1990
oduct Specification

FAST 74F74 FLIP-FLOP

Dual D-Type Flip-Flop

DESCRIPTION

The 74F74 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs; also true and complementary outputs.

Set (\overline{S}_{D}) and Reset (\overline{R}_{D}) are asynchronous active-Low inputs and operate independently of the Clock (CP) input. Set (\overline{S}_{D}) and Reset (\overline{R}_{D}) are synchro-

nously

active Low inputs and operate independently of the clock (CP). When Set and Reset are inactive (High), Data at the D input is transferred to the Q and $\overline{\bf Q}$ outputs on the Low-to-High transition of the Clock. Data must be stable just one setup time prior to the Low-to-High transition of the clock for predictable operation.

Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the D input may be changed without affecting the levels of the output.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F74	125 MHz	11.5mA

ORDERING INFORMATION


PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	N74F74N
14-Pin Plastic SO	N74F74D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D _o , D ₁	Data inputs	1.0/1.0	20μA/0.6mA
CP ₀ , CP ₁	Clock inputs (active rising edge)	1.0/1.0	20μA/0.6mA
	Set inputs (active Low)	1.0/3.0	20μA/1.8mA
R _{DO} , R _{DI}	Reset inputs (active Low)	1.0/3.0	20μA/1.8mA
$Q_0, Q_1, \overline{Q}_0, \overline{Q}_1$	Data outputs	50/33	1.0mA/20mA


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL







FLIP-FLOP

74F74

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



Document No.	853-0055
ECN No.	99494
Date of issue	April 27, 1990
Status	Product Specification
FAST Products	

FEATURES

- High-impedance NPN base inputs for reduced loading (20µA in High and Low states)
- Magnitude comparison of any binary words
- Serial of parallel expansion without extra gating

DESCRIPTION

The 74F85 is a 4-bit magnitude comparator that can be expanded to almost any length. It compares two 4-bit binary, BCD, or other monotonic codes and presents the three possible magnitude results at the outputs. The 4-bit inputs are weighted (A_0-A_3) and (B_0-B_3) where A_3 and B_3 are the most significant bits. The operation of the 74F85 is described in the Function Table, showing all possible logic conditions. The upper part of the table describes the normal operation under all conditions that will occur in a single device or in a series expansion scheme. In the upper part of the table the three outputs are mutually exclusive. In the lower part of the table, the outputs reflect the feed-forward conditions that exists in the

FAST 74F85 Comparator

4-Bit Magnitude Comparator

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F85	7.0ns	40mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F85N
16-Pin Plastic SOL	N74F85D
the state of the s	

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIP	TION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₃	Comparing inputs		1.0/0.033	20μΑ/20μΑ
B ₀ - B ₃	Comparing inputs		1.0/0.033	20μΑ/20μΑ
I _{A<b< sub="">, I_{A=B}, I_{A>B}</b<>}	Expansion inputs	(active High)	1.0/0.033	20μΑ/20μΑ
A <b, a="">B</b,>	Data outputs	(active High)	50/33	1.0mA/20mA


IOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


parallel expansion scheme. The expansion inputs $I_{A>B}$, $I_{A=B}$ and $I_{A<B}$ are the least significant bit positions. When used for series expansion, the A>B, A=B and A<B outputs of the least significant word are connected to the corresponding $I_{A>B}$, $I_{A=B}$ and $I_{A<B}$ inputs of the next higher


stage. Stages can be added in this manner to any length, but a propagation delay penalty of about 15ns is added with each additional stage. For proper operation the expansion inputs of the least significant word should be tied as follows: $I_{A>B}$ =Low, $I_{A=B}$ =High and $I_{A<B}$ =Low.

PIN CONFIGURATION




LOGIC SYMBOL





Comparator

FAST 74F85



FUNCTION TABLE

co	COMPARING INPUTS			EXPA	NSION II	NPUTS	OUTPUTS			
A3,B3	A ₂ ,B ₂	A ₁ ,B ₁	A ₀ ,B ₀	I _{A>B}	I _{A<b< sub=""></b<>}	I _{A=B}	A>B	A <b< th=""><th>A=B</th></b<>	A=B	
A ₃ >B ₃	Х	Х	Х	Х	Х	Х	Н	L	L	
A ₃ <b<sub>3</b<sub>	Х	Х	Χ	Х	Х	X	L	Н	L	
A3=B3	A ₂ >B ₂	X	X	х	Х	X	н	L	L	
A ₃ =B ₃	A ₂ <b<sub>2</b<sub>	X	X	x	X	X	L	Н	L	
A3=B3	A ₂ =B ₂	A ₁ >B ₁	Х	Х	Х	Х	Н	L	L	
A3=B3	A ₂ =B ₂	A ₁ <b<sub>1</b<sub>	X	x	X	X	L	Н	L	
A3=B3	A ₂ =B ₂	A ₁ =B ₁	A ₀ >B ₀	x	X	X	н	L	L	
A3=B3	A ₂ =B ₂	A ₁ =B ₁	A ₀ <b<sub>0</b<sub>	x	X	X	L	Н	L	
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ =B ₀	Н	L	L	Н	L	L	
A3=B3	$A_2 = B_2$	A ₁ =B ₁	$A_0 = B_0$	L	Н	L	L	Н	L	
A3=B3	A ₂ =B ₂	A ₁ =B ₁	$A_0 = B_0$	L	L	н	L	L	Н	
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	A ₀ =B ₀	х	Х	Н	L	L	Н	
A3=B3	A ₂ =B ₂	A ₁ =B ₁	$A_0 = B_0$	н	Н	L	L	L	L	
A ₃ =B ₃	A ₂ =B ₂	A ₁ =B ₁	$A_0=B_0$	L	L	L	н	Н	L	

H = High voltage level L = Low voltage level
X = Don't care

Document No.	853-0336
ECN No.	98773
Date of issue	February 9, 1990
Status	Product Specification

FAST 74F86 Gate

Quad 2-Input Exclusive-OR Gate

FEATURE


 Industrial temperature range available (-40°C to +85°C)

FUNCTION TABLE

IN	PUTS	OUTPUT
D _{na}	D _{nb}	Q _n
L	L	L
L	Н	н
н	L	н
Н	Н	a L

H = High voltage level L = Low voltage level

LOGIC DIAGRAM



TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F86	4.3 ns	16.5 mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10% T _A = 0°C to +70°C	INDUSTRIAL RANGE V _{CC} = 5V±10% T _A = -40°C to +85°C
14-Pin Plastic DIP	N74F86N	174F86N
14-Pin Plastic SO	N74F86D	I74F86D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D _{na} , D _{nb}	Data inputs	1.0/1.0	20μA/0.6mA
Q _n	Data output	50/33	1.0mA/20mA


NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL






Gate FAST 74F86


AC ELECTRICAL CHARACTERISTICS

						LIN	IITS			
SYMBOL	PARAMETER	TEST CONDITION	,	cc = 5 = 50 1 = 50	5V OpF	V _{CC} = 5	V ±10% 50pF	^ +84 V _{CC} = 5 C _L =	50°C to 5°C V ±10% 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	i I
t _{PLH}	Propagation delay D _{na} or D _{nb} to Q _n (Other input Low)	Waveform 1	3.0 3.0	4.0 4.2	5.5 5.5	3.0 3.0	6.5 6.5	3.0 2.5	7.0 8.0	ns
t _{PLH}	Propagation delay D _{na} or D _{nb} to Q _n (Other input High)	Waveform 2	3.5 3.0	5.3 4.7	7.0 6.5	3.5 3.0	8.0 7.5	3.5 3.0	10.0 8.0	ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



Document No.	853-0338
ECN No.	98775
Date of issue	February 9, 1990
Status	Product Specification
FAST Products	the same and the s

FAST 74F112 Flip-Flop

Dual J-K Negative Edge-triggered Flip-Flop

FEATURE

 Industrial temperature range available (-40°C to +85°C)

TYPE	TYPICAL f	TYPICAL SUPPLY CURRENT (TOTAL)
N74F112	100MHz	15mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10% T _A = 0°C to +70°C	INDUSTRIAL RANGE V _{CC} = 5V±10% T _A = -40°C to +85°C
16-Pin Plastic DIP	N74F112N	I74F112N
16-Pin Plastic SO	N74F112D	I74F112D

DESCRIPTION

The 74F112, Dual Negative Edge-Triggered JK-Type Flip-Flop, features individual J, K, Clock (\overline{CP}_n) , Set (\overline{S}_D) and Reset (\overline{R}_D) inputs, true (Q_n) and complementary (\overline{Q}_n) outputs.

The \overline{S}_D and \overline{R}_D inputs, when Low, set or reset the outputs as shown in the Function Table regardless of the level at the other inputs.

A High level on the clock (\overline{CP}_n) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the \overline{CP}_n is High and flip-flop will perform according to the Function Table as long as minimum setup and hold times are observed. Output changes are initiated by the High-to-Low transition of the \overline{CP}_n .


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
J ₀ , J ₁	J inputs	1.0/1.0	20μ A /0.6mA
K ₀ , K ₁	K inputs	1.0/1.0	20μA/0.6mA
	Set inputs (active Low)	1.0/5.0	20μA/3.0mA
\overline{R}_{D0} , \overline{R}_{D1}	Reset inputs (active Low)	1.0/5.0	20μA/3.0mA
CP ₀ , CP ₁	Clock Pulse input (active falling edge)	1.0/4.0	20μA/2.4mA
Q_0, \overline{Q}_0 ; Q_1, \overline{Q}_1	Data outputs	50/33	1.0mA/20mA


NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL





Flip-Flop

FAST 74F112


AC ELECTRICAL CHARACTERISTICS

					LIM	IITS			
PARAMETER	TEST CONDITION	\ \ 0	cc = 50	5V)pF	V _{CC} = 5 C _L =)°C V ±10% 50pF	^ +84 V _{CC} = 5 C _L =	5°C V ±10% 50pF	UNIT
		Min	Тур	Max	Min	Max	Min	Max	
Maximum clock frequency	Waveform 1	85	100		80		80		MHz
Propagation delay OP to Q _n or Q _n	Waveform 1	2.0 2.0	5.0 5.0	6.5 6.5	2.0 2.0	7.5 7.5	2.0 2.0	7.5 7.5	ns
Propagation delay S _{Dn} , R _D to Q _n or Q _n	Waveform 2,3	2.0 2.0	4.5 4.5	6.5 6.5	2.0 2.0	7.5 7.5	1.5 1.5	7.5 7.5	ns
	Maximum clock frequency Propagation delay CP to Q _n or O _n Propagation delay	Maximum clock frequency Waveform 1 Propagation delay CP to Q _n or O Propagation delay	PARAMETER TEST CONDITION R Min Maximum clock frequency Propagation delay CP to Q _n or Q Propagation delay Propagation delay Propagation delay Propagation delay Propagation delay Propagation delay 2.0	PARAMETER TEST CONDITION C 50 100	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	T _A = +25°C $T_{A} = 0.00$ TA = +25°C $T_{A} = 0.00$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

AC SETUP REQUIREMENTS

	_					LIM	ITS			
SYMBOL	PARAMETER	TEST CONDITION	$T_{A} = +25^{\circ}C$ $V_{CC} = 5V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R ₁ = 500Ω		$T_A = -40$ °C to +85°C $V_{CC} = 5V \pm 10$ % $C_L = 50$ pF $R_L = 500$ Ω		UNIT	
			Min	Тур	Max	Min	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low Jn, Kn to CP	Waveform 1	4.0 3.5			5.0 4.0		5.0 4.0		ns
t _h (H) t _h (L)	Hold time, High or Low Jn, Kn to CP	Waveform 1	0.0			0.0 0.0		0.0 0.0		ns
t (H) t (L)	CP Pulse width High or Low	Waveform 1	4.5 4.5			5.0 5.0		5.0 5.0		ns
t _w (L)	S _{Dn} , R̄ _D Pulse width Low	Waveform 2,3	4.5			5.0		5.0		ns
t _{REC}	Recovery time \overline{S}_{Dn} , \overline{R}_{D} to \overline{CP}	Waveform 2,3	4.5			5.0		5.0		ns

AC WAVEFORMS



Document No.	853-0342
ECN No.	98710
Date of issue	November 27, 1990
Status	Product Specification
FAST Products	

FAST 74F132 Schmitt Trigger

Quad 2-Input NAND Schmitt Trigger

DESCRIPTION

The 74F132 contains four 2-input NAND gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have greater noise margin than conventional NAND gates. Each circuit contains a 2-input Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem-pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input threshold (typically 800mv) is determined by reisistor ratios and is essentially insensitive to temperature and supply voltage variations. As long as three inputs remain at a more positive voltage than V_{T+MAX} , the gate will respond in the transition of the other input as shown in Waveform 1.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F132	6.3 ns	13 mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	N74F132N
14-Pin Plastic SO	N74F132D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D _{na} , D _{nb}	Data inputs	1.0/1.0	20μ A /0.6mA
¯an = = = = = = = = = = = = = = = = = = =	Data output	50/33	1.0mA/20mA


NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL






Schmitt Trigger

FAST 74F132


AC ELECTRICAL CHARACTERISTICS

					LIMITS				
SYMBOL	PARAMETER	TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max		
t _{PLH}	Propagation delay D _{na} , D _{nb} to Q _n	Waveform 1	3.5 4.5	5.5 6.0	7.0 8.0	3.0 4.5	8.5 8.5	ns	

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



Document No.	853-1154
ECN No.	97893
Date of issue	October 16, 1989
Status	Product Specification
FAST Products	

FAST 74F133 Gate

13-Input NAND Gate

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F133	4.0 ns	2.0 mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	N74F133N
14-Pin Plastic SO	N74F133D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ -D ₁₂	Data inputs	1.0/1.0	20μA/0.6mA
ā	Data Output	50/33	1.0mA/20mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION







853-0344
98903
February 23, 1990
Product Specification
Product Specification

FEATURES

- · Demultiplexing capability
- · Two independent 1-of-4 decoders
- · Multifunction capability

DESCRIPTION

The 74F139 is a high speed, dual 1-of-4 decoder/demultiplexer. This device has two independent decoders, each accepting two binary weighted inputs (A_{O_n}, A_{1n}) and providing four mutually exclusive active-Low outputs $(\overline{Q}_{O_n} - \overline{Q}_{3n})$. Each decoder has an active-Low Enable (\overline{E}) . When \overline{E} is High, every output is forced High. The Enable can be used as the Data input for a 1-of-4 demultiplexer application.

FAST 74F139 Decoder/Demultiplexer

Dual 1-of-4 Decoder//Demultiplexer

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F139	5.3ns	13mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F139N
16-Pin Plastic SO	N74F139D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A _{na} , A _{nb}	Address inputs	1.0/1.0	20μ A /0.6mA
E _a , E _b	Enable inputs (active Low)	1.0/1.0	20μA/0.6mA
¯а _{оп} - ¯а _{зп}	Data outputs (active Low)	50/33	1.0mA/20mA


NOTE:


One (1.0) FAST Unit Load is defined as: $20\mu\text{A}$ in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL





Document No.	853-1155
ECN No.	98493
Date of issue	January 8, 1990
Status	Product Specification

FAST 74F154 Decoder/Demultiplexer

1-of-16 Decoder/Demultiplexer

FEATURES

- · 16-line demultiplexing capability
- · Mutually exclusive outputs
- 2-input enable gate for strobing or expansion

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F154	5.5 ns	26mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
24-Pin Plastic Slim DIP (300mil)	N74F154N
24-Pin Plastic SOL	N74F154D

DESCRIPTION

The 74F154 decoder accepts four active High binary address inputs and provides 16 mutually exclusive active Low outputs. The 2-input Enable $(\overline{E}_0, \overline{E}_1)$ gate can be used to strobe the decoder to eliminate the normal decoding "glitches" on the outputs, or it can be used for expansion of the decoder. The Enable gate has two AND'ed inputs which must be Low to enable the outputs.

The 74F154 can be used as a 1-of-16 demultiplexer by using one of the Enable inputs as the multiplexed data input. When the other Enable is Low, the addressed output will follow the state of the applied data.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₃	Data inputs	1.0/1.0	20μA/0.6mA
E ₀ , E ₁	Enable inputs	1.0/1.0	20μA/0.6mA
¯00 - ¯015	Data outputs	50/33	1.0mA/20mA


NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL






Decoder/Demultiplexer

FAST 74F154

LOGIC DIAGRAM



FUNCTION TABLE

		IN	PUTS	3									Ol	UTPL							
E _o	Ē,	A _o	A ₁	A ₂	A ₃	₫,	₫,	₫,	\overline{Q}_3	Q,	\overline{Q}_5	\overline{Q}_6	₫,	Ō ₈	Q,	<u>Q</u> 10	<u>Q</u> ,,	Q ₁₂	Q ₁₃	Q ₁₄	Q₁5
L	Н	X	×	_x	X	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	Х	Х	Х	Х	Н	H	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	Н	×	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	H	Н	Н	Н	Н	Н	Н	н
L	L	Н	L	L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	Н	L	L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	Н	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	Н	L	н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
L	L	L	Н	L	H	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	н
L	L	Н	Н	L	H	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	L	L	L	Н	н	Н	Н	н	Н	Н	Н	Н	Н	н	н	Н	н	L	Н	н	Н
L	L	Н	L	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н	Н	L	Н	Н
L	L	L	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	L	Ľ	_н	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

H = High voltage level
L = Low voltage level

⁼ Don't care

Document No.	853-0348
ECN No.	98770
Date of issue	February 8, 1990
Status	Product Specification

FEATURES


- · Gated serial data inputs
- · Typical shift frequency of 100MHz
- · Asynchronous Master Reset
- Fully buffered clock and data inputs
- · Fully synchronous data transfers

DESCRIPTION

The 74F164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered through one of two inputs (D_{sa}); either input can be used as an active High enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied High.

Data shifts one place to the right on each Low-to-High transition of the Clock (CP) input, and enters into \mathbf{Q}_0 the logical AND of the the two data inputs (\mathbf{D}_{sa} , \mathbf{D}_{sb}) that existed one setup time before the rising clock edge. A Low level on the Master Reset (\overline{MR}) input overrides all other inputs and clears the register asynchronously, forcing all outputs Low.

PIN CONFIGURATION



FAST 74F164 Shift Register

8-Bit Serial-In Parallel-Out Shift Register

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F164	100MHz	33mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic <u>DIP</u>	N74F164N
14-Pin Plastic SO	N74F164D
	I a contract the contract to t


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D _{sa} , D _{sb}	Data inputs	1.0/1.0	20μA/0.6mA
MR	Master Reset input (active Low)	1.0/1.0	20μA/0.6mA
СР	Clock Pulse input (active rising edge)	1.0/1.0	20μA/0.6mA
Q ₀ - Q ₇	Data outputs	50/33	1.0mA/20mA

NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

LOGIC SYMBOL






Register

FAST 74F164

APPLICATION



AC ELECTRICAL CHARACTERISTICS

			LIMITS							
SYMBOL PARAMETER		TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			V _{CC} = 1 C _L = R _L =	UNIT			
			Min	Тур	Max	Min	Max			
f _{MAX}	Maximum clock frequency	Waveform 1	80	100		80		MHz		
t _{PLH}	Propagation delay CP to Q _n	Waveform 1	3.0 5.0	5.0 7.0	8.0 10.0	2.5 5.0	9.0 11.0	ns		
t _{PHL}	Propagation delay MR to Q _n	Waveform 2	5.5	7.5	10.5	5.5	11.5	ns		

AC SETUP REQUIREMENTS

					LIMITS			
SYMBOL	PARAMETER	ETER TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$	
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low	Waveform 3	7.0 7.0		The second second	5.0 5.0		ns
t _h (H) t _h (L)	Hold time, High or Low D _n to CP	Waveform 3	1.0 1.0			2.0 2.0		ns
t (H) t (L)	CP Pulse width High or Low	Waveform 1	4.0 7.0			4.0 7.0		ns
t _w (L)	MR Pulse width Low	Waveform 2	7.0			7.0		ns
t _{REC}	Recovery time MR to CP	Waveform 2	7.0			7.0		ns

98776
February 9, 1990
Product Specification

FEATURES

- Four edge-triggered D-type flipflops
- Buffered common clock
- Buffered asynchronous Master Reset
- True and complementary outputs
 Industrial temperature range
 available (-40°C to +85°C)

DESCRIPTION

The 74F175 is a quad, edge-triggered Dtype flip-flop with individual D inputs and both Q and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edgetriggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Qoutput. All Qoutputs will be forced Low independently of clock or data inputs by Low voltage level on the MR input. The device is useful for applications where both true and complementary outputs are required and the CP and MR are common to all storage elements.

FAST 74F175

Flip-Flop

Quad D Flip-Flop

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F175	140MHz	25mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10% T _A = 0°C to +70°C	INDUSTRIAL RANGE V _{CC} = 5V±10% T _A = -40°C to +85°C	
16-Pin Plastic DIP	N74F175N	I74F175N	Ì
16-Pin Plastic SO	N74F175D	I74F175D	نـ ۱


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₃	Data inputs	1.0/1.0	20μA/0.6mA
MR	Master Reset input (active Low)	1.0/1.0	20μA/0.6mA
СР	Clock Pulse input (active rising edge)	1.0/1.0	20μA/0.6mA
Q ₀ - Q ₃	True outputs	50/33	1.0mA/20mA
	Complementary outputs	50/33	1.0mA/20mA


NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL





Flip-Flop

FAST 74F175

AC ELECTRICAL CHARACTERISTICS

						LIM	ITS	<u></u>		
SYMBOL	PARAMETER	AMETER TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		$T_A = 0$ °C to +70°C $V_{CC} = 5V \pm 10$ % $C_L = 50$ pF $R_L = 500$ Ω		$T_A = -40^{\circ}C$ to +85°C $V_{CC} = 5V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$		I I UNIT
			Min	Тур	Max	Min	Max	Min	Max	Ī
f _{MAX}	Maximum clock frequency	Waveform 1	100	140		100		100		MHz
t _{PLH}	Propagation delay CP to Q _n or Q _n	Waveform 1	4.0 4.0	5.0 6.5	6.5 8.5	4.0 4.0	7.5 9.5	3.5 4.0	8.5 10.0	ns
t _{PHL}	Propagation delay MR to Q _n	Waveform 3	4.5	9.0	11.5	4.5	13.0	4.5	13.0	ns
t _{PLH}	Propagation delay MR to Q	Waveform 3	4.0	6.5	8.0	4.0	9.0	4.0	11.0	ns

AC SETUP REQUIREMENTS

						LIM	ITS			
SYMBOL	PARAMETER	TEST CONDITION	V	CC = 50 L = 50	5V pF	T _A = 0 +70 V _{CC} = 5 C _L = R _L = 1	°C V ±10% 50pF		5°C V ±10% 50pF	UNIT
			Min	Тур	Max	Min	Max	Min	Max	i
t _s (H) t _s (L)	Setup time, High or Low D _n to CP	Waveform 2	3.0 3.0			3.0 3.0		3.0 4.0		ns
t _ո (H) t _ո (L)	Hold time, High or Low D _n to CP	Waveform 2	1.0 1.0			1.0 1.0	-	1.0 1.0		ns
t _w (H) t _w (L)	CP Pulse width High or Low	Waveform 1	4.0 5.0			4.0 5.0		4.0 6.0		ns
t _w (L)	MR Pulse width Low	Waveform 3	5.0			5.0		5.0		ns
t _{REC}	Recovery time MR to CP	Waveform 3	5.0			5.0		6.0		ns

Document No.	853-1309
ECN No.	98908
Date of issue	February 23, 1990
Status	Product Specification

FEATURES

- · High speed performance
- · Replaces 74F189
- Address access time: 8 ns max vs 28ns for 74F189
- · Power dissipation: 4.3 mW/bit typ
- · Schottky clamped TTL
- · One chip enable
- Inverting outputs (For noninverting outputs see 74F219A)
- · Buffered PNP inputs
- · 3-state outputs
- 74F189A in 150 mil wide S.O. is preferred option for new designs
- C3F189A in 300 mil wide S.O.L. replaces 74F189 in existing designs


APPLICATIONS

- Scratch pad memory
- · Buffer memory
- · Push down stacks
- · Control store

DESCRIPTION

The 74F189A is a high speed, 64-Bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to

PIN CONFIGURATION



FAST 74F189A 64-Bit TTL Bipolar RAM, Inverting (3-State)

TYPE	TYPICAL ACCESS TIME	TYPICAL SUPPLY CURRENT (TOTAL)
74F189A	5ns	55mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F189AN
16-Pin Plastic SO (150 mil)	N74F189AD
16-Pin Plastic SOL (300 mil)	C3F189AD

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₃	Data inputs	1.0/1.0	20μA/0.6mA
A ₀ - A ₃	Address inputs	1.0/1.0	20μA/0.6mA
CE	Chip Enable input (active Low)	1.0/2.0	20μA/1.2mA
WE	Write Enable input (active Low)	1.0/2.0	20μ A /1.2mA
ರ್₀- ರ₃	Data outputs	150/40	3.0mA/24mA

NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

minimize loading and are fully decoded on-chip. The outputs are in High impedance state whenever the Chip Enable

LOGIC SYMBOL




(CE) is High. The outputs are active only in the READ mode (WE = High) and the output data is the complement of the stored data.



64-Bit TTL Bipolar RAM (16X4)

FAST 74F189A

LOGIC DIAGRAM



FUNCTION TABLE

	INPUT	S	OUTPUT	ODERATIVO MODE
CE	WE	D _n	\overline{a}_{n}	OPERATING MODE
L	Н	Х	Complement of stored data	Read
L	L	L	High impedance	Write "0"
L	L	Н	High impedance	Write "1"
Н	Х	Х	High impedance	Disable Input

⁼ High voltage level

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
Гоит	Current applied to output in Low output state	48	mA
TA	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

⁼ Low voltage level

X = Don't care

FAST 74F189A

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		LIMITS				
	PARAMETER	Min	Nom	Max	UNIT		
v _{cc}	Supply voltage	4.5	5.0	5.5	٧		
V _{IH}	High-level input voltage	2.0			V		
V _{IL}	Low-level input voltage			0.8	٧		
I _{IK}	Input clamp current			-18	mA		
Гон	High-level output current			-3	mA		
I _{OL}	Low-level output current			24	mA		
T _A	Operating free-air temperature range	0		70	°C		

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			TEST CONDITIONS 1		LIMITS		
SYMBOL	PARAMETER	TEST CONDITION			Typ ²	Max	UNIT
V	High-level output voltage	V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}	2.4			٧
V _{OH}	riigii-level ootput voltage	V _{IH} = MIN, I _{OH} = MAX	±5%V _{CC}	2.7	3.4		٧
V	Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}		0.35	0.50	٧
V _{OL}	Low-level output voltage	V _{IH} = MIN, I _{OL} = MAX	±5%V _{CC}		0.35	0.50	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	٧
1,	Input current at maximum input volta	e V _{CC} =MAX, V _I = 7.0V				100	μА
l _{IH}	High-level input current	V _{CC} = MAX, V ₁ = 2.7V				20	μА
	Low-level input current Others	V MAY V 0.5V				-0.6	mA
I _{IL}	CE, WE	V _{CC} = MAX, V _I = 0.5V				-1.2	mA
I _{OZH}	Off-state output current High-level voltage applied	V _{CC} = MAX, V _O = 2.7V				50	mA
l _{OZL}	Off-state output current Low-level voltage applied	V _{CC} = MAX, V _O = 0.5V				-50	mA
los	Short-circuit output current ³	V _{CC} = MAX		-60		-150	mA
^l cc	Supply current (total)	V _{CC} = MAX, \overline{CE} = \overline{WE} = GND			55	80	mA
CIN	Input capacitance	V _{CC} = 5V, V _{IN} = 2.0V			4		pF
СОПТ	Output capacitance	V _{CC} = 5V, V _{OUT} = 2.0V			7		pF

23

February 23, 1990

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

FAST 74F189A

AC ELECTRICAL CHARACTERISTICS


						LIMITS			
SYMBOL	YMBOL PARAMETER		TEST CONDITION	$T_{A} = +25^{\circ}C$ $V_{CC} = 5V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
				Min	Тур	Max	Min	Max	
t _{PLH}		Propagation delay An to On	Waveform 1	2.5 2.0	5.0 4.5	8.0 8.0	2.5 2.0	8.0 8.0	ns
t _{PZH}	Access time	Enable time CE to Qn	Waveform 2	2.0 2.0	3.5 4.0	6.0 7.0	1.5 2.0	7.0 7.5	ns
t _{PHZ}	Disable time CE to Q		Waveform 3	2.5 1.5	4.5 3.0	7.0 5.5	2.0 1.5	8.0 6.0	ns
t _{PZH}	Write Recovery time	Enable time WE to Q	Waveform 4	2.0 2.5	4.0 4.5	6.5 7.5	2.0 2.5	7.0 8.0	ns
t _{PHZ} t _{PLZ}	Disable time WE to Qn		Waveform 4	3.5 1.5	5.5 3.5	8.5 6.5	3.0 1.5	9.0 7.0	ns

AC SETUP REQUIREMENTS

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION		$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$		T _A = 0°C V _{CC} = 5 C _L = R _L =	to +70°C V ±10% 50pF 500Ω	UNIT
		-	Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time A _n to WE	Waveform 4	4.5 4.5			5.0 5.0		ns
t _h (H) t _h (L)	Hold time A _n to WE	Waveform 4	0			0		ns
t _s (H) t _s (L)	Setup time D _n to WE	Waveform 4	7.5 6.5			9.0 8.0		ns
t _h (H)	Hold time D _n to WE	Waveform 4	0 0			0		ns
t _s (L)	Setup time CE (falling edge) to WE (falling edge)	Waveform 4	0			0		ns
t _h (L)	Hold time WE (falling edge) to CE (rising edge)	Waveform 4	6.5			7.5		ns
t _w (L)	Pulse width, Low WE	Waveform 4	7.0			8.0		ns


FAST 74F189A

AC WAVEFORMS



FAST 74F189A

TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State Outputs

SWITCH POSITION


TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

R_I = Load resistor; see AC CHARACTERISTICS for value.

CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\label{eq:RT} \begin{aligned} \textbf{R}_{\text{T}} = & & \text{Termination resistance should be equal to Z}_{OUT} \text{ of } \\ & & \text{pulse generators.} \end{aligned}$



V_M = 1.5V Input Pulse Definition

FAMILY	INF	OT PULSE F	REQUIR	EMENT:	3
PAMILI	Amplitude	Rep. Rate	tw	t _{TLH}	t _{THL}
74F	3.0V	1 MHz	500ns	2.5ns	2.5ns

Document No.	853-0353
ECN No.	98486
Date of issue	January 8, 1990
Status	Product Specification

- Synchronous, reversible 4-bitcounting
- Asynchronous parallel load capability
- · Asynchronous reset (clear)
- · Cascadable without external logic

DESCRIPTION

The 74F192 and 74F193 are 4-bit synchronous Up/Down Counters. The 74F192 counts in BCD mode and 74F193 counts in the binary mode. Separate up/down clocks, CP11 and CP_D respectively simplify operation. The outputs change state synchronously with the Low-to-High transition of either clock input. If the CP_U clock is pulsed while CP_D is held High, the device will count up. If the CPn clock is pulsed while CP_U is held High, the device will count down The device can be cleared at any time by the asynchronous reset pin. It may also be loaded in parallel by activating the asynchronous parallel load pin. Inside the device are four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, asynchronous preset, load, and synchronous count up and count down functions. Each flip-flop contains JK feedback from slave to master such that a Low-to-High transition on the CP_D input will decrease the count by one, while a similar transition on the CP_L input will advance the count by one. One clock should be held High while counting with the other, because the circuit will either count by twos or not at all depending on the state of the first JK flip-flop, which cannot toggle as long as either clock input is Low. Applications requiring reversible operation must make the reversing decision while the activating clock is High to avoid erroneous counts. The terminal count up (\overline{TC}_{II}) and terminal count down (\overline{TC}_{D}) outputs are normally High. When the circuit has

FAST 74F192, 74F193 Counters

'F192 Up/Down Decade Counter With Separate Up/Down Clocks 'F193 Up/Down Binary Counter With Separate Up/Down Clocks

TYPE	TYPICAL f MAX	TYPICAL SUPPLY CURRENT (TOTAL)
74F192	125MHz	32mA
74F193	125MHz	32mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic Dip	N74F192N, N74F193N
16-Pin Plastic SO	N74F192D, N74F193D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₃	Data inputs	1.0/1.0	20μA/0.6mA
CPU	Count up clock input (active rising edge)	1.0/3.0	20μA/1.8mA
CPD	Count down clock input (active rising edge)	1.0/3.0	20μA/1.8mA
PL	Asynchronous parallel load control input (active Low)	1.0/1.0	20μA/0.6mA
MR	Asynchronous Master Reset input	1.0/1.0	20μA/0.6mA
Q ₀ -Q ₃	Flip-flop outputs	50/33	1.0mA/20mA
TCυ	Terminal count up (carry) output (active Low)	50/33	1.0mA/20mA
TCD	Terminal count down (borrow) output (active Low)	50/33	1.0mA/20mA

NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


reached the maximum count state (9 for the 'F192 and 15 for the 'F193), the next High-to-Low transition of CP_U will cause TC_U to go Low. TC_U will stay Low until CP_U goes High again, duplicating the count up clock, although delayed by two gate delays. Likewise, the TC_D output will go Low when the circuit is in the zero state and CP_D goes Low. The TC outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms. Multistage counters will not be fully synchronous since there is a two-gate delay time difference added for each stade that is

added. The counter may be preset by the asynchronmous parallel load capability of the circuit. Information present on the parallel data inputs $D_0^-D_3^-$) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs when the Parallel Load (\overline{PL}) input is Low. A High level on the Master Reset (MR) input will disable the parallel load gates, override both clock inputs, and sets all O outputs Low. If one of the clock inputs is Low during and after a reset or load operation, the next Low-to-High transition of the clock will be interpeted as legitimate signal and will be counted.


Counters

FAST 74F192, 74F193

AC WAVEFORMS



TIMING DIAGRAM (Typical clear, load, and count sequence) for 'F192



when counting down, count up must be High.

Document No.	853-0024
ECN No.	97805
Date of issue	October 5, 1989
Status	Product Specification

- High-impedance NPN base inputs for reduced loading (20µA in Low and High states)
- Shift right and parallel load capability
- · J K(D) inputs to first stage
- · Complement output from last stage
- · Asynchronous Master Reset

DESCRIPTION

The 74F195 is a 4-bit Parallel Access Shift Register and its functional characteristics are indicated in the Logic diagram and Function Table. The device is useful in a variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The 74F195 operates in two primary modes: shift right $(Q_0 \rightarrow Q_1)$ and parallel load, which are controlled by the state of the Parallel Enable (\overline{PE}) input. Serial data enters the first flip-flop (Q_0) via the J and \overline{K}

FAST 74F195 Shift Register

4-Bit Parallel-Access Shift Register

TYPE	TYPICAL f	TYPICAL SUPPLY CURRENT (TOTAL)
74F195	115MHz	45mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F195N
16-Pin Plastic SO	N74F195D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₃	Parallel data inputs	1.0/0.033	20μΑ/20μΑ
J, K	J - K or D type serial inputs	1.0/0.033	20μΑ/20μΑ
PE	Parallel Enable input	1.0/0.033	20μΑ/20μΑ
CP	Clock Pulse input (Active rising edge)	1.0/0.033	20μΑ/20μΑ
MR	Master Reset input (Active Low)	2.0/0.066	40μΑ/40μΑ
$Q_0 - Q_3, \overline{Q}_3$	Data outputs	50/33	1.0mA/20mA


NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL





Shift Register

FAST 74F195

AC ELECTRICAL CHARACTERISTICS

	OL PARAMETER			LIMITS					
SYMBOL			TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
f				Min	Тур	Max	Min	Max	7
	Maximum clock frequency	PE mode	Waveform 1	120	130		110		MHz
^T MAX		Toggle mode		100	115		90		IVITZ
t _{PLH}	Propagation delay CP to Q _n		Waveform 1	4.0 4.0	6.5 6.5	9.5 9.0	4.0 4.0	10.0 9.5	ns
t _{PLH}	Propagation delay CP to Q ₃		Waveform 1	7.0 4.5	10.0 7.0	13.0 9.0	7.0 4.0	13.5 9.5	ns
t _{PHL}	Propagation delay MR to Q _n		Waveform 2	5.0	7.5	10.5	5.0	11.0	ns
t _{PLH}	Propagation delay MR to Q ₃		Waveform 2	7.0	10.0	13.5	7.0	14.0	ns

AC SETUP REQUIREMENTS

					LIMITS				
SYMBOL	PARAMETER	TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max		
t _s (H) t _s (L)	Setup time, High or Low J, K and D _n to CP	Waveform 3	4.0 4.0			4.0 4.0		ns	
t _h (H) t _h (L)	Hold time, High or Low J, K and D _n to CP	Waveform 3	0			0		ns	
t _s (H) t _s (L)	Setup time, High or Low PE to CP	Waveform 4	3.0 4.0			3.0 5.0		ns	
t _h (H) t _h (L)	Hold time, High or Low PE to CP	Waveform 4	0			0		ns	
t _w (H)	CP Pulse width High	Waveform 1	6.0			6.0		ns	
t _w (L)	MR Pulse width Low	Waveform 2	5.0			5.0		ns	
t _{REC}	Re∞very time MR to CP	Waveform 2	6.0			6.0		ns	

Document No.	853-1308
ECN No.	98907
Date of issue	February 23, 1990
Status	Product Specification

- · High speed performance
- · Replaces 74F219
- Address access time: 8 ns max vs 28ns for 74F219
- · Power dissipation: 4.3 mW/bit typ
- · Schottky clamped TTL
- · One chip enable
- Non-Inverting outputs (For inverting outputs see 74F189A)
- · Buffered PNP inputs
- · 3-state outputs
- 74F219A in 150 mil wide S.O. is preferred option for new designs
- C3F219A in 300 mil wide S.O.L. replaces 74F189 in existing designs


APPLICATIONS

- · Scratch pad memory
- Buffer memory
- Push down stacks
- · Control store

DESCRIPTION

The 74F219A is a high speed, 64-Bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to

PIN CONFIGURATION



FAST 74F219A

64-Bit TTL Bipolar RAM, Non-Inverting (3-State)

TYPE	TYPICAL ACCESS TIME	TYPICAL SUPPLY CURRENT (TOTAL)
74F219A	5ns	55mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F219AN
16-Pin Plastic SO (150 mil)	N74F219AD
16-Pin Plastic SOL (300 mil)	C3F219AD

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₃	Data inputs	1.0/1.0	20μA/0.6mA
A ₀ - A ₃	Address inputs	1.0/1.0	20μA/0.6mA
CE	Chip Enable input (active Low)	1.0/2.0	20μA/1.2mA
WE	Write Enable input (active Low)	1.0/2.0	20μA/1.2mA
Q ₀ - Q ₃	Data outputs	150/40	3.0mA/24mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


minimize loading and are fully decoded on-chip. The outputs are in High impedance state whenever the Chip Enable (CE) is High. The outputs are active only in the READ mode (WE = High) and the output data is the same polarity as the stored data.

LOGIC SYMBOL





LOGIC DIAGRAM



FUNCTION TABLE

	INPUT	S	ОИТРИТ	
CE	WE	D _n	Q _n	OPERATING MODE
L	н	Х	Stored data	Read
L	L	L	High impedance	Write "0"
L	L	Н	High impedance	Write "1"
Н	Х	Х	High impedance	Disable Input

H = High voltage level

L = Low voltage level
X = Don't care

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{out}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
l _{out}	Current applied to output in Low output state	48	mA
TA	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

FAST 74F219A

RECOMMENDED OPERATING CONDITIONS

			LIMITS				
SYMBOL	PARAMETER	Min	Nom	Max	UNIT		
v _{cc}	Supply voltage	4.5	5.0	5.5	٧		
V _{IH}	High-level input voltage	2.0			٧		
V _{IL}	Low-level input voltage			0.8	٧		
I _{IK}	Input clamp current			-18	mA		
Іон	High-level output current			-3	mA		
I _{OL}	Low-level output current			24	mA		
TA	Operating free-air temperature range	0		70	°C		

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER		1		LIMITS			
SYMBOL			TEST CONDITIONS ¹			Typ ²	Max	UNIT
V	High-level output voltage		V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}	2.4			٧
VOH	riigii-lever output voltage		V _{IH} = MIN, I _{OH} = MAX	±5%V _{CC}	2.7	3.4		V
V Law law law and a second surface			V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}		0.35	0.50	٧
V _{OL}	Low-level output voltage		V _{IH} = MIN, I _{OL} = MAX	±5%V _{CC}		0.35	0.50	٧
V _{IK}	Input clamp voltage Input current at maximum input voltage		V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	V
l ₁			V _{CC} =MAX, V _I = 7.0V				100	μА
I _{IH}	High-level input current		V _{CC} = MAX, V _I = 2.7V				20	μА
	Low-level input current Oth	ners	V - MAY V - 0.5V				-0.6	mA
IIL	CE CE	, WE	$V_{CC} = MAX, V_1 = 0.5V$				-1.2	mA
I _{OZH}	Off-state output current High-level voltage applied		V _{CC} = MAX, V _O = 2.7V				50	mA
l _{OZL}	Off-state output current Low-level voltage applied		V _{CC} = MAX, V _O = 0.5V				-50	mA
los	Short-circuit output current ³		V _{CC} = MAX		-60		-150	mA
l _{cc}	Supply current (total)		V _{CC} = MAX, \overline{CE} = \overline{WE} = GND			55	80	mA
CIN	Input capacitance		V _{CC} = 5V, V _{IN} = 2.0V			4		рF
C _{OUT}	Output capacitance		V _{CC} = 5V, V _{OUT} = 2.0V			7		pF

33

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.
3. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

FAST 74F219A

AC ELECTRICAL CHARACTERISTICS


					***************************************	LIMITS			
SYMBOL	PARAM	METER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		A		UNIT
				Min	Тур	Max	Min	Max	
t _{PLH} t _{PHL}		Propagation delay A _n to O _n	Waveform 1	2.5 2.0	5.0 4.5	8.0 8.0	2.5 2.0	8.0 8.0	ns
t _{PZH}	Access time	Enable time CE to Q _n	Waveform 2	1.5 2.5	3.0 4.0	6.0 7.0	1.5 2.0	6.5 7.5	ns
t _{PHZ}	Disable time CE to Q _n		Waveform 3	2.5 1.5	4.5 3.0	7.0 5.5	2.0 1.0	8.0 6.0	ns
t _{PZH}	Write recovery time	Enable time WE to Q _n	Waveform 4	2.0 3.0	3.5 4.5	6.5 7.5	1.5 2.5	7.0 8.0	ns
t _{PHZ}	Disable time WE to Q _n		Waveform 4	3.0 1.5	5.0 3.5	8.0 6.0	2.5 1.5	9.0 7.0	ns

AC SETUP REQUIREMENTS

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION		$T_A = +25$ °C $V_{CC} = 5V$ $C_L = 50$ pF $R_L = 500\Omega$		T _A = 0°C V _{CC} = 5 C _L = R _L =	V ±10% 50pF	UNIT
			Min	Тур	Max	Min	Max]
t _s (H) t _s (L)	Setup time A _n to WE	Waveform 4	4.5 4.5			5.0 5.0		ns
t _h (H) t _h (L)	Hold time A _n to WE	Waveform 4	0			0		ns
t _s (H) t _s (L)	Setup time D _n to WE	Waveform 4	8.0 7.5			9.0 8.5		ns
t _h (H) t _h (L)	Hold time D _n to WE	Waveform 4	0			0		ns
t _s (L)	Setup time CE (falling edge) to WE (falling edge)	Waveform 4	0			0		ns
t _h (L)	Hold time WE (falling edge) to CE (rising edge)	Waveform 4	6.5	·		7.5		ns
t _w (L)	Pulse width, Low WE	Waveform 4	7.0			8.0		ns


FAST 74F219A

AC WAVEFORMS



FAST 74F219A

TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State Outputs

SWITCH POSITION


TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

R₁ = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\label{eq:RT} \textbf{R}_{\text{T}} = \quad \text{Termination resistance should be equal to Z}_{\text{OUT}} \text{ of pulse generators}.$



FAMILY	INPUT PULSE REQUIREMENTS						
AMILI	Amplitude	Rep. Rate	t _w	t _{TLH}	t _{THL}		
74F	3.0V	1MHz	500ns	2.5ns	2.5ns		

Document No.	853-0356
ECN No.	98173
Date of issue	November 27, 1989
Status	Product Specification
FAST Products	

FAST 74F242, 74F243

Transceivers

74F242 Quad Transceiver, Inverting (3-State) 74F243 Quad Transceiver (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F242	4.3ns	31.2mA
74F243	4.0ns	66mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	N74F242N, N74F243N
14-Pin Plastic SO	N74F242D, N74F243D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A _n , B _n	Data inputs ('F242)	3.5/1.67	70μA/1.0mA
A _n , B _n	Data inputs ('F243)	3.5/2.67	70μA/1.6mA
ŌĒ _A	Output enable input (active Low)	1.0/1.67	20μA/1.0mA
OE _B	Output enable input	1.0/1.67	20μA/1.0mA
A _n , B _n	Data outputs	750/106.7	15mA/64mA


NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL






Transceivers

FAST 74F242, 74F243


AC ELECTRICAL CHARACTERISTICS

		1 1				LIMITS]
SYMBOL	PARAMETER	$ \begin{array}{c} T_A = +25^{\circ}C \\ V_{CC} = 5V \\ C_L = 50pF \\ R_L = 500\Omega \end{array} $		ł	T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT			
				Min	Тур	Max	Min	Max]	
t _{PLH} t _{PHL}	Propagation delay A _n , B _n to B _n , A _n		Waveform 1	2.5 2.0	3.5 3.0	6.0 4.5	2.5 2.0	7.0 4.5	ns	
t _{PZH} t _{PZL}	Output Enable time to High or Low level	74F242	Waveform 3 Waveform 4	3.0 3.5	4.0 6.5	7.0 9.0	3.0 3.5	8.0 10.5	ns	
t _{PHZ}	Output Disable time from High or Low level		Waveform 3 Waveform 4	3.5 3.5	5.5 6.0	8.5 9.5	3.5 3.5	9.0 11.0	ns	
t _{PLH} t _{PHL}	Propagation delay A _n , B _n to B _n , A _n		Waveform 2	2.5 2.5	4.0 4.0	5.2 5.2	2.0 2.0	6.2 6.5	ns	
t _{PZH} t _{PZL}	Output Enable time to High or Low level	74F243	Waveform 3 Waveform 4	2.0 2.0	4.5 5.0	5.7 7.5	2.0 2.0	6.7 8.5	ns	
t _{PHZ} t _{PLZ}	Output Disable time from High or Low level		Waveform 3 Waveform 4	2.0 2.0	4.0 4.5	6.0 6.0	2.0 2.0	7.0 7.0	ns	

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



Document No.	853-0357
ECN No.	98769
Date of issue	February 8, 1990
Status	Product Specification
FAST Products	

- · Octal bus interface
- 3-State Output buffer output sink 64mA
- 15mA source current
- Industrial temperture range available (-40°C to +85 °C)

DESCRIPTION

The 74F244 is an octal buffer that is ideal for driving bus lines of buffer memory address registers. The outputs are all capable of sinking 64mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features two Output Enables, \overline{OE}_a and \overline{OE}_b , each controlling four of the 3-state outputs.

FAST 74F244

Buffer

74F244 Octal Buffer (3-State) Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F244	4.0ns	53mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10% T _A = 0°C to +70°C	INDUSTRIAL RANGE V _{CC} = 5V±10% T _A = -40°C to +85°C
20-Pin Plastic DIP	N74F244N	174F244N
20-Pin Plastic SOL	N74F244D	174F244D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
I _{an} , I _{bn}	Data inputs	1.0/2.67	20μA/1.6mA
OE _a OE _b	Output enable inputs (active Low)	1.0/1.67	20μA/1.0mA
Y _{an} , Y _{bn}	Data outputs	750/106.7	15mA/64mA


NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL






FAST 74F244 Buffer


AC ELECTRICAL CHARACTERISTICS

					LIN	IITS			
		·	•		+70	O°C	^ +8	5°C	
PARAMETER	TEST CONDITION	C	L = 50)pF		50pF	C_=	50pF	UNIT
		Min	Тур	Max	Min	Max	Min	Max	1 1
Propagation delay	Waveform 1	2.5 2.5	4.0 4.0	5.2 5.2	2.0 2.0	6.2 6.5	1.5 2.0	7.0 7.0	ns
Output Enable time to High or Low level	Waveform 2 Waveform 3	2.0 2.0	4.3 5.0	5.7 7.0	2.0 2.0	6.7 8.0	2.0 2.0	8.0 8.5	ns
Output Disable time to High or Low level	Waveform 2 Waveform 3	1.5 1.5	2.5 2.5	5.5 5.5	1.0 1.0	6.0 5.5	1.0 1.0	6.0 5.5	ns
	Propagation delay I _{an} , I _{bn} to Y _n Output Enable time to High or Low level Output Disable time	Propagation delay I _{an} , I _{bn} to Y _n Output Enable time to High or Low level Waveform 2 Waveform 3 Output Disable time Waveform 2	PARAMETER TEST CONDITION R Min Propagation delay I _{an} , I _{bn} to Y _n Output Enable time to High or Low level Waveform 2 Uwaveform 3 CO Waveform 2 Uwaveform 3 CO Utput Disable time Waveform 2 Uwaveform 3 Uwaveform 2 Uwaveform 3 Uwaveform 2 Uwaveform 3 Uwaveform 2 Uwaveform 2 Uwaveform 3 Uwaveform 2 Uwaveform 3 Uwaveform 2 Uwaveform 3 Uwaveform 2 Uwaveform 2 Uwaveform 3	PARAMETER TEST CONDITION VC = 50	R _L = 500Ω	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



SWITCH POSITION

TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

R₁ = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = Termination resistance should be equal to <math>Z_{OUT}$ of pulse generators.

90% NEGATIVE PULSE 10% 10%	290% AMP (V)
POSITIVE PULSE VM 90% VM	+ t _{THL} (t _t) AMP (V)

input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS						
1 AMIL!	Amplitude	Rep. Rate	t _w	t _{TLH} t _T			
74F	3.0V	1 MHz	500ns	2.5ns	2.5ns		


Document No.	853-0358
ECN No.	99143
Date of issue	March 19, 1990
Status	Product Specification
FAST Products	

- · High speed 8-to-1 multiplexing
- · On chip decoding
- · Multifunction capability
- · Inverting and Non-Inverting outputs
- Both outputs are 3-state for further multiplexer expansion

DESCRIPTION

The 74F251 and 74F251A are logic implementation of a single 8-position switch with the switch position controlled by the state of three Select (S_0, S_1, S_2) inputs. True(Y) and complementary (Y) outputs are both provided. The output Enable (OE) is active Low. When OE is High, both outputs are in high impedance state, allowing multiple output connections to a common bus without driving nor loading the bus significantly. All but one device must be in high impedance state to avoid high currents that would exceed the maximum ratings when the outputs of the 3state devices are tied together. When the output of more than one device is tied together the user must ensure that there is no overlap in the active Low portion of the output enable voltages.

PIN CONFIGURATION



FAST 74F251, 74F251A Multiplexers

74F251 8-input Multiplexer (3-State) 74F251A 8-input Multiplexer (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F251	5.5ns	15mA
74F251A	4.5ns	19mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F251N, N74F251AN
16-Pin Plastic SO	N74F251D, N74F251AD

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
1 ₀ -1 ₇	Data inputs	1.0/1.0	20μA/0.6mA
S ₀ - S ₂	Select inputs	1.0/1.0	20μA/0.6mA
ŌĒ	Output Enable input (active Low)	1.0/1.0	20μA/0.6mA
Υ, ₹	Data outputs	150/40	3mA/24mA


NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

74F251A is the faster version of 74F251.

LOGIC SYMBOL





Multiplexers

Philips Components

FAST 74F251, 74F251A

AC ELECTRICAL CHARACTERISTICS

					LIMITS				
SYMBOL	BOL PARAMETER		TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		V _{CC} = !	to +70°C 5V ±10% 50pF 500Ω	UNIT
				Min	Тур	Max	Min	Max	
PLH PHL	Propagation delay		Waveform 2	3.0 3.0	4.0 4.5	6.0 6.5	2.5 3.0	7.0 7.0	ns
PLH PHL	Propagation delay I _n to ₹		Waveform 1	2.5 1.0	4.0 2.0	6.0 4.0	2.0 1.0	7.0 5.0	ns
PLH PHL	Propagation delay S _n to Y		Waveform 1, 2	4.0 4.0	7.0 7.0	9.5 9.0	3.5 4.0	11.0 10.0	ns
PLH PHL	Propagation delay		Waveform 1, 2	3.5 1.5	6.0 5.0	9.0 7.5	3.5 1.5	10.0 8.5	ns
PZH PZL	Output Enable time OE to Y	74F251	Waveform 3 Waveform 4	4.0 4.0	6.5 5.5	10.0 8.0	4.0 3.5	11.0 9.0	ns
PHZ	Output Disable time	1	Waveform 3 Waveform 4	2.5 3.0	4.0 4,0	6.5 6.5	2.0 2.5	7.5 7.5	ns
PZH PZL	Output Enable time OE to ₹		Waveform 3 Waveform 4	4.0 4.0	5.5 5.5	8.0 8.0	3.5 3.5	9.0 9.0	ns
PHZ PLZ	Output Disable time OE to 7		Waveform 3 Waveform 4	2.5 2.0	4.0 4.0	6.0 6.5	2.0 2.0	7.5 7.5	ns
PLH PHL	Propagation delay		Waveform 2	3.0 3.0	5.0 5.0	7.0 7.0	2.5 3.0	8.0 8.0	ns
PLH PHL	Propagation delay I _n to ♥		Waveform 1	2.5 1.0	4.5 2.5	7.0 5.0	2.0 1.0	7.5 5.0	ns
PLH PHL	Propagation delay S _n to Y		Waveform 1, 2	4.5 4.0	6.5 5.5	10.0 9.0	4.0 3.5	11.5 9.5	ns
PLH PHL	Propagation delay	74F251A	Waveform 1, 2	3.5 2.5	6.0 4.5	9.0 7.0	3.5 2.5	9.5 7.5	ns
PZH PZL	Output Enable time OE to Y	1	Waveform 3 Waveform 4	3.5 3.5	5.5 5.0	7.5 7.5	3.0 3.0	8.5 8.0	ns
PHZ PLZ	Output Disable time OE to Y		Waveform 3 Waveform 4	2.5 1.0	4.0 4.0	6.5 6.0	2.0 1.0	7.0 6.5	ns
PZH PZL	Output Enable time OE to ₹		Waveform 3 Waveform 4	2.5 2.5	4.0 4.0	6.5 6.5	2.0 2.5	7.0 7.0	ns
PHZ PLZ	Output Disable time	1	Waveform 3 Waveform 4	3.5 1.0	5.0 2.0	7.5 4.5	3.0 1.0	8.0 4.5	ns

Document No.	853-0360
ECN No.	98483
Date of issue	January 8, 1990
Status	Product Specification

- · Multifunction capability
- · Non-Inverting data path
- · 3-state outputs
- · See 'F258A for inverting version

DESCRIPTION

The 74F257/74F257A has four identical 2-input multiplexers with 3-state outputs which select 4 bits of data from two sources under control of a common Select (S) input. The $I_{\rm on}$ inputs are selected when the common Select input is Low and the I_{in} inputs are selected when the common Select input is High. Data appears at the outputs in true non-inverted form from the selected inputs. The 'F257/ 'F257A is the logic implementation of a 4pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the common Select input. Outputs are forced to a high impedance "off" state when the Output Enable (OE) is High. All but one device must be in high impedance state to avoid currents that would exceed the maximum ratings if the outputs were tied together. Design of the Output Enable signals must ensure that there is no overlap when outputs of 3state devices were tied together.

The 74F257A is the faster version of 74F257.

FAST 74F257, 74F257A Data Selectors/Multiplexers

74F257 Quad 2-Line To 1-Line Selector/Multiplexer, Non-Inverting (3-State)
74F257A Quad 2-Line To 1-Line Selector/Multiplexer, Non-Inverting (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F257	4.3ns	12mA
74F257A	4.3ns	12mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F257N, N74F257AN
16-Pin Plastic SO	N74F257D, N74F257AD

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
l _{0n} , l _{1n}	Data inputs	1.0/1.0	20μA/0.6mA
S	Common Select input	1.0/1.0	20μA/0.6mA
ŌĒ	Output Enable input (active Low)	1.0/1.0	20μA/0.6mA
$\overline{Y}_a - \overline{Y}_d$	Data outputs	150/33	3.0mA/20mA


NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

Data Selectors/Multiplexers


FAST 74F257, 74F257A







LOGIC DIAGRAM



FUNCTION TABLE

INPUTS				OUTPUT
ŌĒ	S	l _o	l ₁	Ÿ
Н	х	Х	Х	Z
L	H	х	L	L
L	н	х	Н	н
L	L	L	х	L
L	L	н	×	н

- = High voltage level = Low voltage level
- = Don't care
- = High impedance "off" state

Document No.	853-0056
ECN No.	98778
Date of issue	February 9, 1990
Status	Product Specification
FAST Products	

- Synchronous counting and loading
- Built-in look-ahead carry capability
- · Count frequency 115 MHz typ
- · Supply current 95mA typ

DESCRIPTION

The 74F269 is a fully synchronous 8-stage Up/Down Counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.

FAST 74F269 Counter

8-Bit Bidirectional Binary Counter

TYPE	TYPICAL f MAX	TYPICAL SUPPLY CURRENT (TOTAL)
74F269	115MHz	95mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
24-Pin Plastic Slim Dip (300 mil)	N74F269N
24-Pin Plastic SOL	N74F269D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
P ₀ - P ₇	Parallel Data inputs	1.0/1.0	20μ A /0.6mA
PE	Parallel Enable input (active Low)	1.0/1.0	20μA/0.6mA
U/D	Up/Down count control input	1.0/1.0	20μA/0.6mA
CEP	Count Enable Parallel input (active Low)	1.0/1.0	20μ A /0.6mA
CET	Count Enable Trickle input (active Low)	1.0/1.0	20μ A /0.6mA
СР	Clock input	1.0/1.0	20μA/0.6mA
TC	Terminal Count output (active Low)	50/33	1.0mA/20mA
Q ₀ - Q ₇	Flip-flop outputs	50/33	1.0mA/20mA


NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL






Counter

FAST 74F269

LOGIC DIAGRAM



Counter


FAST 74F269

MODE SELECT-FUNCTION TABLE

		INPL	JTS			OUTPUTS		OPERATING MODE	
CP	U/D	CEP	CET	PE	P _n	Qn	TC	OF ETTATING MODE	
† †	X X	X	X	1	l h	L H	(a) (a)	Parallel load	
1	h	ı	1	h	Х	Count up	(a)	Count up	
1	1	ı	ı	h	х	Count down	(a)	Count down	
† †	X	h X	. h	h h	X X	q _n q _n	(a) H	Hold (do nothing)	

- H = High voltage level
- = High voltage level one setup prior to the Low-to-High clock transition h
- = Low voltage level
- Low voltage level one setup prior to the Low-to-High clock transition
- Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition
- X = Don't care
- = Low-to-High clock transition
 = TC is Low when CET is Low and the counter is at Terminal Count. The Terminal Count up is with all Q_n outputs High and Terminal Count Down is with all Q_n outputs Low.

APPLICATION




Document No.	853-0363
ECN No.	99142
Date of issue	March 19 1990
Status	Product Specification

FAST Products

FEATURES

- High Impedance NPN base Inputs for reduced loading (20µA In Low and High states)
- Buffered inputs-one normalized load
- Word length easily expanded by cascading




DESCRIPTION

The 74F280A is a 9-bit Parity Generator or Checker commonly used to detect errors in high speed data transmission or data retreival systems. Both Even ($\Sigma_{\!E}$) and Odd ($\Sigma_{\!O}$) parity outputs are available for generating and checking even or odd parity on up to 9 bits.

The Even ($\Sigma_{\rm E}$) parity output is High when an even number of data inputs (I $_{\rm O}$ -I $_{\rm B}$) are HIgh. The Odd ($\Sigma_{\rm O}$) parity output is High when an odd number of data inputs are High.

PIN CONFIGURATION



FAST 74F280A, 74F280B Parity Checker Generator

9-Bit Odd/Even Parity Generator/Checker

TYPE TYPICAL PROPAGATION DELAY		TYPICAL SUPPLY CURRENT (TOTAL)
74F280A	6.5ns	26mA
74F280B	5.5ns	26mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10% T _A = 0°C to +70°C	INDUSTRIAL RANGE V _{CC} = 5V±10% T _A = -40°C to +85°C
14-Pin Plastic DIP	N74F280AN, N74F280BN	174F280BN
14-Pin Plastic SO	N74F280AD, N74F280BD	I74F280BD

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
1 ₀ -1 ₈	Data inputs	1.0/0.033	20μΑ/20μΑ
Σ_{E} , Σ_{O}	Parity outputs	50/33	1.0mA/20mA

NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


Expansion to larger word sizes is accomplished by tying the Even ($\Sigma_{\rm E}$) outputs of up to nine parallel devices to the data inputs of the

final stage. This expansion scheme allows an 81-bit data word to be checked in less than 20 ns.

The 74F280B is a faster version of 74F280A

LOGIC SYMBOL





Parity Generator Checker

FAST 74F280A, 74F280B

RECOMMENDED OPERATING CONDITIONS

SYMBOL					LIMITS				
STMBOL	PARAMETER		Min	Nom	Max	UNIT			
v _{cc}	Supply voltage		4.5	5.0	5.5	v			
V _{IH}	High-level input voltage		2.0			v			
V _{IL}	Low-level input voltage				0.8	v			
I _{IK}	Input clamp current				-18	mA			
I _{он}	High-level output current				-1	mA			
l _{OL}	Low-level output current				20	mA			
T _A	Operating free-air temperature range	Commercial range	0		70	°C			
'A	Operating nee-air temperature range	Industrial range	-40		85	°C			

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

OVIADOL	PARAMETER		TEST CONDITIONS 1			LIMITS		
SYMBOL						Typ ²	Max	UNIT
	High-level output voltage		V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}	2.5			٧
v _{он}			V _{IH} = MIN, I _{OH} = MAX	±5%V _{CC}	2.7	3.4		٧
v	Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}		0.35	0.50	٧
V _{OL}	Input clamp voltage		V _{IH} = MIN, I _{OL} = MAX	±5%V _{CC}		0.35	0.50	٧
V _{IK}	Input current at maximum input voltage		V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	٧
l _l			V _{CC} = 0.0V, V _I = 7.0V				100	μА
	High-level input current	Commercial range	V MAY V 27V				20	μА
'IH Inc		Industrial range	$V_{CC} = MAX, V_I = 2.7V$				40	μΑ
l _{IL}	Short-circuitoutput current	3	V _{CC} = MAX, V _I = 0.5V				-20	μА
l _{os}	Supply current (total)		V _{CC} = MAX		-60		-150	mA
I _{CC}		· .	V _{CC} = MAX	-		26	35	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

49 March 19, 1990

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.
3. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Philips Components FAST Products Product Specification


Parity Generator Checker

FAST 74F280A, 74F280B


AC ELECTRICAL CHARACTERISTICS

				LIMITS							1 1
SYMBOL	YMBOL PARAMETER		TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R ₁ = 500 Ω		$T_A = 0$ °C to +70°C $V_{CC} = 5V \pm 10$ % $C_L = 50$ pF $R_1 = 500$ Ω		$T_A = -40^{\circ}C$ to +85°C $V_{CC} = 5V \pm 10\%$ $C_L = 50pF$ $R_1 = 500\Omega$		I I UNIT	
STAIDOL			1201 GONDINON								
			Min	Тур	Max	Min	Max	Min	Max	1	
t _{PLH}	Propagation delay		W	5.0	7.0	9.0	5.0	10.0			
t _{PHL}	l ₀ - I ₈ to Σ _E	'F280A	Waveform 1,2	7.5	10.0	13.0	7.5	14.5			ns
t _{PLH}	Propagation delay	FZOUA	Waveform 1,2	6.5	8.6	10.5	6.5	11.0			ns
t _{PHL}	l _O - I ₈ to Σ _O			7.0	9.1	12.0	6.0	13.0	•		115
t _{PLH}	Propagation delay		Waveform 1,2	4.0	6.5	9.0	3.5	10.0	3.0	11.0	ns
t _{PHL}	l ₀ - I ₈ to Σ _E	'F280B	wavelonn 1,2	4.0	7.0	10.0	3.5	11.1	3.5	12.0	118
t _{PLH}	Propagation delay	, 2005	Maustana 1.2	4.0	6.5	9.0	3.5	10.0	3.0	11.0	
t _{PHL}	l _O - I ₈ to Σ _O		Waveform 1,2	4.0	7.0	10.0	3.5	11.0	3.5	12.0	ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



March 19, 1990 50

Document No.	853-0061
ECN No.	97377
Date of issue	August 14, 1989
Status	Product Specification
FAST Products	

FAST 74F298

Multiplexer

Quad 2-Input Multiplexer With Storage

FEATURES

- Fully synchronous operation
- · Select from two data sources
- Buffered, negative edge triggered clock
- Provides the equivalent of function capabilities of two separate MSI functions (74F157 and 74F175)

DESCRIPTION

The 74F298 is a high speed Quad 2-Input Multiplexer with storage.It selects 4 bits of data from two sources (ports) under the control of a common Select input (S). The selected data is transferred to the 4-bit output register synchronous with the High-to-Low transition of the clock (GP). The 4-bit register is fully edge triggered. The data inputs (I₀ and I₁) and Select input (S) must be stable only one setup time prior to the High-to-Low transition of the clock for predictable operation.

TYPE	TYPICAL f MAX	TYPICAL SUPPLY CURRENT (TOTAL)
74F298	115MHz	30mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V\pm 10\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
16-pin Plastic DIP	N74F298N
16-pin Plastic SO	N74F298D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
l _{0a} , l _{0b} , l _{0c} , l _{0d}	Data inputs	1.0/1.0	20μA/0.6mA
I _{1a} , I _{1b} , I _{1c} , I _{1d}	Data inputs	1.0/1.0	20μA/0.6mA
S	Select input	1.0/1.0	20μA/0.6mA
CP	Clock input (active falling edge)	1.0/1.0	20μA/0.6mA
Q _a , Q _b , Q _c , Q _d	Data outputs	50/33	1.0mA/20mA


NOTE


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL





Multiplexer

FAST 74F298

RECOMMENDED OPERATING CONDITIONS

			LIMITS				
SYMBOL	PARAMETER	Min	Nom	Max	UNIT		
V _{cc}	Supply voltage	4.5	5.0	5.5	V		
V _{IH}	High-level input voltage	2.0			٧		
V _L	Low-level input voltage			0.8	٧		
l _{ik}	Input clamp current			-18	mA		
Гон	High-level output current			-1	mA		
l _{OL}	Low-level output current			20	mA		
TA	Operating free-air temperature range	0		70	°C		

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1			LIMITS			
SYMBOL	PARAMETER		TEST CONDITIONS ¹				Min Typ ²		UNIT
			V _{CC} = MIN,		±10%V _{CC}	2.5			V
V _{ОН}	High-level output voltage		V _{IL} = MAX, V _{IH} = MIN	I _{OH} =-MAX	±5%V _{CC}	2.7	3.4		V
			V _{CC} = MIN,		±10%V _{CC}		0.30	0.50	V
VOL	Low-level output voltage		V _{IL} = MAX, V _{IH} = MIN	I _{OL} =-MAX	±5%V _{CC}		0.30	0.50	V
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}				-0.73	-1.2	٧
4	Input current at maximum input voltage		V _{CC} = MAX, V _I = 7.0V					100	μΑ
I _{IH}	High-level input current		V _{CC} = MAX, V _I = 2.7V					20	μΑ
I _{IL}	Low-level input current		V _{CC} = MAX, V _I = 0.5V					-0.6	mA
los	Short-circuitoutput currer	nt ³	V _{CC} = MAX			-60		-150	mA
1	Supply current (total)	I _{ССН}	V - MAY				30	40	mA
'CC	CC Supply current (total) V _{CC} =		*cc = 10/00	V _{CC} = MAX			32	40	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			T _A = 0°C V _{CC} = 5 C _L = R _L =	UNIT		
			Min	Тур	Max	Min	Max		
f _{MAX}	Maximum clock frequency	Waveform 1	110	115		105		MHz	
t _{PLH} t _{PHL}	Propagation delay CP to Q _n	Waveform 1	4.0 4.5	5.5 6.5	7.5 8.5	4.0 4.5	9.0 9.5	ns	

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

Document No.	853-0365
ECN No.	98989
Date of issue	March 1, 1990
Status	Product Specification
FAST Products	

- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: Shift left, shift right, load and store
- 3-state outputs for bus oriented applications

DESCRIPTION

The 74F299 is an 8-bit universal shift / storage register with 3-state outputs. Four modes of operation are possible: Hold (store), shift left, shift right and parallel load. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops Q₀ and Q₇ to allow easy serial cascading. A separate active-Low Master Reset is used to reset the register.

The 74F299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous, shift left, shift right, parallel

FAST 74F299

Register

8-Bit Universal Shift/Storage Register(3-State)

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F299	115 MHz	58mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	N74F299N
20-Pin Plastic SOL	N74F299D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
DS ₀	Serial data input for right shift	1.0/1.0	20μA/0.6mA
DS ₇	Serial data input for left shift	1.0/1.0	20μA/0.6mA
S _o S ₁	Mode Select inputs	1.0/2.0	20μA/1.2mA
СР	Clock Pulse input (Active rising edge)	1.0/1.0	20μA/0.6mA
MR	Asynchronous Master Reset input (active Low)	1.0/1.0	20μA/0.6mA
OE, OE,	Output Enable input (active Low)	1.0/1.0	20μA/0.6mA
Q ₀ ,Q ₇	Serial outputs	50/33	1.0mA/20mA
1/0,	Multiplexed parallel data inputs or	3.5/1.0	70μA/0.6mA
17 O _n	3-state parallel outputs	150/40	3.0mA/24mA


NOTE


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL





Register FAST 74F299

DESCRIPTION (Continued)


load and hold operations. The type of operation is determined by S_0 and S_1 , as shown in the Function Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q_0 and Q_7 are also brought out on other pins for expansion in serial shifting

on longer words. A Low signal on \overline{MR} overrides the Select and and CP input and resets the flip-flops.

All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended set up and hold times, relative to the rising

edge of clock are observed. A High signal on either \overline{OE}_0 or \overline{OE}_1 disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by High signals on both S_0 and S_1 in preparation for a parallel load operation.

LOGIC DIAGRAM



Register

FAST 74F299

FUNCTION TABLE

	INPUTS		INPUTS OPERATING MODE				
ŌĒ,	MR	S,	S	СР			
L	L	X	X	Х	Asynchronous Reset; Q ₀ -Q ₇ =Low		
L	Н	Н	Н	1	Parallel load ; $I/O_n \rightarrow Q_n$ (I/O_n outputs disabled)		
L	Н	L	Н	1	Shift right ; $DS_0 \rightarrow Q_0, Q_0 \rightarrow Q_1$, etc.	7	
L	Н	Н	L	1	Shift left; $DS_7 \rightarrow Q_7$, $Q_7 \rightarrow Q_6$, etc.		
L	Н	L	L	х	Hold		
Н	Х	X	X	Х	Outputs in High Z		

H = High voltage level

L = Low voltage level

X = Don't care

1 = Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
v _{cc}	Supply voltage		-0.5 to +7.0	٧
V _{IN}	Input voltage		-0.5 to +7.0	· V
I _{IN}	Input current	-30 to +5	mA	
V _{OUT}	Voltage applied to output in High output state		-0.5 to +V _{CC}	٧
I _{out}	Current applied to output in Low output state	Q ₀ , Q ₇	40	mA
1001		48	mA	
T _A	Operating free-air temperature range	0 to +70	°C	
TSTG	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

CVMPCI	DADAUETE			LIMITS		
SYMBOL	PARAMETER	Min	Nom	Max	UNIT	
v _{cc}	Supply voltage		4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0		A A A A A A A A A A A A A A A A A A A	V	
V _L	Low-level input voltage			0.8	٧	
l _{IK}	Input clamp current			-18	mA	
1	High-level output current	Q ₀ , Q ₇			-1	mA
'он	Tight love. Couper content			-3	mA	
l _{OL}	Low-level output current	Q ₀ , Q ₇			20	mA
OL	•			24	mA	
T _A	Operating free-air temperature range		0		70	°C

	T
Document No.	853-0367
ECN No.	98987
Date of issue	March 1, 1990
Status	Product Specification
FAST Products	

- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: Shift left, shift right, load and store
- 3-state outputs for bus oriented applications

DESCRIPTION

The 74F323 is an 8-bit universal shift /storage register with 3-state outputs.lts function is similar to the 74F299 with the exception of synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin counts. Separate serial inputs and outputs are provided for flip-flops \mathbf{Q}_0 and \mathbf{Q}_7 to allow easy serial cascading. Four modes of operation are possible: Hold (store), shift left, shift right and parallel load.

The 74F323 contains eight edge-triggered D-type flip-flops and the interstage logic

FAST 74F323

Register

8-Bit Universal Shift/Storage Register With Synchronous Reset and Common I/O pins (3-State)

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F323	115 MHz	55mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	N74F323N
20-Pin Plastic SOL	N74F323D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

	PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
	DS ₀	Serial data input for right shift	1.0/1.0	20μA/0.6mA
	DS,	Serial data input for left shift	1.0/1.0	20μA/0.6mA
	s ₀ ,s ₁	Mode select inputs	1.0/2.0	20μ A /1.2m
	CP -	Clock Pulse input (Active rising edge)	1.0/1.0	20μA/0.6mA
Γ	SR	Synchronous Reset input (active Low)	1.0/1.0	20μA/0.6mA
ſ	OE, OE,	Output enable input (active Low)	1.0/1.0	20μA/0.6mA
Ī	a ₀ ,a ₇	Serial outputs	50/33	20μA/20mA
T	1/0	Multiplexed parallel data inputs or	3.5/1.0	70μ A /0.6mA
	1/0 _n	3-state parallel outputs	150/40	3.0mA/24mA


NOTE:


One (1.0) FAST Unit Load is defined as: $20\mu\text{A}$ in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL





FAST Products Product Specification


Register FAST 74F323

necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operations is determined by S_0 and S_1 , as shown in the Function Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q_0 and Q_2 are also brought out on other pins

for expansion in serial shifting of longer words. A Low signal on \overline{SR} overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of clock. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended set up and hold times, relative to the rising edge of

clock are observed. A high signal on either \overline{OE}_0 or \overline{OE}_1 disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by High signals on both S_0 and S_1 in preparation for a parallel load operation

LOGIC DIAGRAM



March 1, 1990 57

FAST Products Product Specification

Register FAST 74F323

FUNCTION TABLE

INPUTS			OPERATING MODE		
OE _n	SR	S,	S	СР	
L	L	Х	Х	1	Synchronous Reset; Q ₀ -Q ₇ =Low
L	Н	Н	Н	1	Parallel load ; I/O _n → O _n
L	Н	L	Н	1	Shift right; $DS_0 \rightarrow Q_0, Q_0 \rightarrow Q_1$, etc
L	Н	Н	L	1	Shift left; $DS_7 \rightarrow Q_7$, $Q_7 \rightarrow Q_6$, etc.
L	Н	L	L	х	Hold
Н	Х	Х	х	×	Outputs disabled (3-state)

H = High voltage level

L = Low voltage level NC = No change

X = Don't care

1 = Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	·V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{out}	Voltage applied to output in High output state	-0.5 to +5.5	v
l	Current applied to output in Low output state	40	mA
'out		48	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

overno.		DADAMETER				
SYMBOL	PARAMETER	Min	Nom	Max	UNIT	
v _{cc}	Supply voltage		4.5	5.0	5.5	٧
V _H	High-level input voltage	2.0			٧	
VIL	Low-level input voltage			0.8	٧	
I _{IK}	Input clamp current			-18	mA	
I	High-level output current	۵ ₀ , ۵ ₇			-1	mA
'он				-3	mA	
loL	Low-level output current	Q ₀ , Q ₇			20	mA
OL				24	mA	
TA	Operating free-air temperature range		0		70	°C

March 1, 1990 58

Document No.	853-0042
ECN No.	98496
Date of issue	January 8, 1990
Status	Product Specification

FAST 74F365, 74F366 74F367, 74F368 Buffers/Drivers

'F365, 'F367 Hex Buffer/Driver (3-State)
'F366, 'F368 Hex Inverter Buffer/Driver (3-State)

FEATURES

- High impedance NPN base inputs for reduced loading (20µA in High and Low states)
- · High speed
- · Bus oriented
- · 3-state buffer outputs sink 64mA

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F365, 74F367	5.0ns	36mA
74F366, 74F368	5.0ns	33mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F365N, N74F366N, N74F367N, N74F368N
16-Pin Plastic SO	N74F365D, N74F366D, N74F367D, N74F368D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
1 ₀ -1 ₅	Data inputs	1.0/0.033	20μΑ/20μΑ
OE ₀ ,OE ₁	Output enable inputs (active Low)	1.0/0.033	20μΑ/20μΑ
Y ₀ - Y ₅ , ∇_0 - ∇	5 Data outputs	750/106.7	15mA/64mA


NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL






Buffers/Drivers

FAST 74F365, 74F366, 74F367,74F368


AC	ELEC	TRICAL	CHARA	CT	ERIS'	TICS
----	------	--------	-------	----	-------	------

						LIMITS			
SYMBOL	BOL PARAMETER		TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		Ŷ _{CC} = 5	to +70°C 5V ±10% 50pF 500Ω	UNIT
				Min	Тур	Max	Min	Max	1
t _{PLH} t _{PHL}	Propagation delay	'F366, 'F368	Waveform 1	3.0 2.0	5.0 3.0	6.5 5.0	3.0 1.5	7.5 5.5	ns
t _{PLH} t _{PHL}	Propagation delay	'F365, 'F367	Waveform 2	2.5 2.5	4.5 5.5	6.5 7.0	2.0 2.0	7.0 7.5	ns
t _{PZH} t _{PZL}	Output Enable time to High or Low level	'F365, 'F366	Waveform 3 Waveform 4	2.5 2.5	4.0 5.0	6.5 8.0	2.5 2.5	7.5 8.5	ns
^t pzн t _{pzL}	Output Enable time to High or Low level	'F367, 'F368	Waveform 3 Waveform 4	3.0 3.0	5.5 6.5	7.5 8.5	3.0 3.0	8.5 9.0	ns
t _{PHZ} t _{PLZ}	Output Disable time from High or Low level	-	Waveform 3 Waveform 4	2.0 2.0	4.5 4.0	6.5 6.5	2.0 2.0	7.0 7.0	ns





TEST CIRCUIT AND WAVEFORMS



Document No.	853-0369
ECN No.	98488
Date of issue	January 8, 1990
Status	Product Specification
FAST Products	

- · 8-bit transparent latch-'F373
- 8-bit positive edge triggered register-'F374
- 3-State Outputs glitch free during power-up and power-down
- · Common 3-state Output register
- Independent register and 3-state buffer operation

DESCRIPTION

The 74F373 is an octal transparent latch coupled to eight 3-State output devices. The two sections of the device are controlled independently by Enable (E) and Output Enable (OE) control gates.

The data on the D inputs is transferred to the latch outputs when the Enable (E) input is High. The latch remains transparent to the data input while E is High, and stores the data that is present one set-up time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable (\overline{OE}) controls all eight 3-State buffers independent of the latch operation. When \overline{OE} is Low, the latched or transparent data appears at the outputs.

When \overline{OE} is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

The 'F374 is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock

FAST 74F373, 74F374 Latch/Flip-Flop

74F373 Octal Transparent Latch (3-State) 74F374 Octal D Flip-Flop (3-State)

TYPE	TYPICAL PROPAGATION	TYPICAL SUPPLY CURRENT	
ITPE	DELAY	(TOTAL)	. 1
74F373	4.5ns	35mA	

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)	7
74F374	165MHz	55mA	L

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	N74F373N, N74F374N
20-Pin Plastic SOL	N74F373D, N74F374D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₇	Data inputs	1.0/1.0	20μ A /0.6m A
E ('F373)	Enable input (active High)	1.0/1.0	20μA/0.6mA
ŌĒ	Output Enable input (active Low)	1.0/1.0	20μA/0.6mA
CP ('F374)	Clock Pulse input (active rising edge)	1.0/1.0	20μ Α /0.6mA
Q ₀ - Q ₇	3-State outputs	150/40	3.0mA/24mA

NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

(CP) and Output Enable (\overline{OE}) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flip-floo's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses,

MOS memories, or MOS microproces-

The active Low Output Enable (\overline{OE}) controls all eight 3-State buffers independent of the register operation. When \overline{OE} is Low, the data in the register appears at the outputs. When \overline{OE} is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

Document No.	853-0067
ECN No.	97804
Date of issue	October 5, 1989
Status	Product Specification

FAST 74F378 Flip-Flop

Hex D Flip-Flop With Enable

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F378	100MHz	35mA

FEATURES_ 6-bit high-speed parallel register

- Positive edge-triggered D-type inputs
- · Fully buffered common Clock and **Enable inputs**
- · Input clamp diodes limit high speed termination effects
- · Fully TTL and CMOS compatible

DESCRIPTION

The 74F378 has six edge-triggered Dtype flip-flops with individual D inputs and INPUT AND OUTPUT LOADING AND FAN-OUT TABLE Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Enable (E) input is Low.


The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output. The E input must be stable one One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state. setup time prior to the Low-to-High clock transition for predictable operation.

ORDERING INFORMATION


PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F378N
16-Pin Plastic SO	N74F378D


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₅	Data inputs	1.0/1,0	20μA/0.6mA
СР	Clock Pulse input (active rising edge)	1.0/1,0	20μA/0.6mA
Ē	Enable input (active Low)	1.0/1,0	20μA/0.6mA
Q ₀ - Q ₅	Data outputs	50/33	1.0mA/20mA

PIN CONFIGURATION



LOGIC SYMBOL





Document No.	853-1310
ECN No.	98498
Date of issue	January 8, 1990
Status	Product Specification

- · Edge-triggered output register
- · Typical access time of 19.5ns
- Optimize for register stack operation
- · 3-state outputs
- 18-pin package

DESCRIPTION

The 74F410 is a register oriented high speed 64-bit Read/Write Memory organized as 16-words by 4-bits. An edge-triggered 4-bit output register allows new input data to be written while previous data is held. 3-state outputs are provided for maximum versatility. The 74F410 is fully compatible with all TTL families.

FAST 74F410

Register Stack-16X4 RAM 3-State Output Register

TYPE	TYPICAL ACCESS TIME	TYPICAL SUPPLY CURRENT (TOTAL)
74F410	19.5ns	45mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
18-Pin Plastic DIP (300 mil wide)	N74F410N


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₃	Address inputs	1.0/1.0	20μA/0.6mA
D ₀ - D ₃	Data inputs	1.0/1.0	20μA/0.6mA
cs	Chip Select input (active Low)	1.0/2.0	20μA/1.2mA
ŌĒ	Output Enable input (active Low)	1.0/1.0	20μA/0.6mA
WE	Write Enable input (active Low)	1.0/1.0	20μA/0.6mA
СР	Clock Pulse input (active rising edge)	1.0/2.0	20μA/1.2mA
Q ₀ - Q ₃	Data outputs	150/40	3.0mA/24mA


NOTE


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL





FUNCTIONAL DESCRIPTION


Write Operation--- When the three control inputs, Write Enable (\overline{WE}) , Chip Select (\overline{CS}) , and Clock (CP), are Low the information on the data inputs (D_0-D_3) is written into the memory location selected by the address inputs (A_0-A_3) . If the input data changes while \overline{WE} , \overline{CS} , and \overline{CP} are

Low, the contents of the selected memory location follow these changes, provided setup and hold time criteria are met.

Read Operation--- When $\overline{\text{CS}}$ is Low, $\overline{\text{WE}}$ is High, and CP goes from Low-to-High, the contents of the memory location selected by the address inputs $(A_0 - A_3)$ are edge-triggered into the Output Register.

When \overline{WE} is Low, $\overline{\mathbb{CS}}$ is Low, and CP goes from Low-to-High, the data at the Data inputs is edge-triggered into the Output Register. The \overline{OE} input controls the output buffers. When \overline{OE} is High the four outputs $(Q_0 - Q_3)$ are in a high impedance or OFF-state; when \overline{OE} is Low, the outputs are determined by the state of the Output Register.

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

64

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
I _{OUT}	Current applied to output in Low output state	48	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

989
ation

- 8-Bit bidirectional register with busoriented input-output
- Independent serial input-output to register
- Register bus comparator with 'equal to', 'greater than' and 'less than' outputs
- · Cascadable in groups of 8-bits
- Open collector comparator outputs for AND-wired expansion
- Two's complement or magnitude compare

DESCRIPTION

The 74F524 is an 8-bit bidirectional register with parallel input and output plus serial input and output progressing from LSB to MSB. All data inputs, serial and parallel, are loaded by the rising edge of the clock. The device functions are controlled by two control lines (So,S1) to execute shift, load, hold and read out. An 8-bit comparator examines the data stored in the registers and on the data bus. Three true-High, open collector outputs representing 'register equal to bus', 'register greater than bus' and 'register less than bus' are provided. These outputs can be disabled to the OFF state by the use of Status Enable (SE). A mode control has also been provided to allow Two's Complement as well as magnitude compare. Linking inputs are provided for expansion to longer words.

FAST 74F524

Comparator

8-Bit Register Comparator (Open Collector+3-State)

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F524	65MHz	110mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C		
20-Pin Plastic DIP	N74F524N		
20-Pin Plastic SOL ¹	N74F524D		

NOTE:

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
I/On	Parallel data inputs	3.5/1.0	70μA/0.6mA
S ₀ , S ₁	Mode select inputs	1.0/1.0	20μA/0.6mA
C/SI	Status priority or serial data input	1.0/1.0	20μA/0.6mA
СР	Clock pulse input (active rising edge)	1.0/1.0	20μA/0.6mA
SE	Status enable input (active Low)	1.0/1.0	20μA/0.6mA
М	Compare mode select input	1.0/1.0	20μA/0.6mA
1/O _n	3-state parallel data outputs	150/40	3.0mA/24mA
C/SO	Status priority or serial data output	50/33	1.0mA/20mA
LT	Register less than bus output	OC/33	OC/20mA
EQ	Register equal to bus output	OC/33	OC/20mA
GT	Register greater than bus output	OC/33	OC/20mA
	1	1	1

NOTE:

One (1.0) FAST Unit Load is defined as: $20\mu\text{A}$ in the High state and 0.6mA in the Low state. OC=Open Collector

^{1.} Thermal mounting techniques are recommended.

Document No.	853-1274
ECN No.	98905
Date of issue	Febnruary 23, 1990
Status	Product Specification
FAST Products	

FAST 74F539 Dual 1-Of-4 Decoder (3-state)

TYPE	TYPICAL PROPAGATION DELAY	TIFICALSOFFLI CORNER		
74F539	7.5 ns	40mA		

DESCRIPTION

The 74F539 contains two independent ORDERING INFORMATION decoders. Each accepts two address (A₀ -A.) input signals and decodes them to select one of four mutually exclusive outputs. A Polarity control (P) input determines whether the outputs are active Low (P=H) or active High (P=L). An active-Low Enable (E) is available for data demultiplexing. Data verted or inverted form in the active-Low mode or inverted form in the active-High mode.A High signal on the Output Enable (OE) input forces the 3-state outputs to the high impedance state.

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C	
20-Pin Plastic DIP	N74F539N	
20-Pin Plastic SOL	N74F539D	


is routed to the selected output in non-in- INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A _{0a} , A _{1a}	Decoder A Address inputs	1.0/1.0	20μA/0.6mA
A _{0b} , A _{1b}	Decoder B Address inputs	1.0/1.0	20μA/0.6mA
\overline{E}_a , \overline{E}_b	Enable inputs (active Low)	1.0/1.0	20μA/0.6mA
ŌĒ _a , ŌĒ _b	Output enable inputs (active Low)	1.0/1.0	20μ A /0.6mA
P _a , P _b	Polarity control inputs	1.0/1.0	20μA/0.6mA
Q _{0a} - Q _{3a}	Decoder A Data outputs	150/40	3.0mA/24mA
Q _{0b} - Q _{3b}	Decoder B Data outputs	150/40	3.0mA/24mA


NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION




LOGIC SYMBOL





Decoder

FAST 74F539



FUNCTION TABLE

	INP	JTS			OUT	PUTS	3	OPERATING MODE
OE,	E _n	A _{in}	A _{On}	Qon	Q _{1n}	Q _{2n}	Q _{3n}	OPERATING MODE
Н	X	Х	X	Z	Z	Z	Z	High impedance
L	Н	X	X		Qn	= P		Disable
L	L	L	L	Н	L	L	L	
L	L	L	Н	L	Н	L	L	
L	L	Н	L	L	L	Н	L	Active High output
L	L	Н	Н	L	L	L	Н	(P=L)
L	L	L	L	L	Н	Н	Н	
L	L	L	Н	н	L	Н	Н	Active Low output
L	L	Н	L	Н	Н	L	Н	(P=H)
L	L	Н	Н	Н	Н	Н	L	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

- H = High voltage level
 L = Low voltage level
 X = Don't care
 Z = High impedance "off "state.

Document No.	853-0068
ECN No.	98494
Date of issue	January 8, 1990
Status	Product Specification

- High impedance NPN base inputs for reduced loading (20μA in High and Low states)
- · Low power, light bus loading
- Functional similar to the 'F240 and 'F241
- Provides ideal interface and increases fan-out of MOS Microprocessors
- Efficient pinout to facilitate PC board layout
- · Octal bus interface
- · 3-State buffer outputs sink 64mA
- · 15mA source current

DESCRIPTION

The 74F540 and 74F541 are octal buffers that are ideal for driving bus lines or buffer memory address registers. The outputs are capable of sinking 64mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The devices feature input and outputs on opposite sides of the package to facilitate printed circuit board layout.

FAST 74F540, 74F541 Buffers

74F540 Octal Inverter Buffer (3-State) 74F541 Octal Buffer (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F540	3.5ns	58mA
74F541	5.5ns	55mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	N74F540N, N74F541N
20-Pin Plastic SOL	N74F540D, N74F541D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
1 ₀ - 1 ₇	Data inputs	1.0/0.033	20μΑ/20μΑ
OE ₀ OE ₁	3-state output enable inputs (active Low)	1.0/0.033	20μΑ/20μΑ
Y ₀ - Y ₇	Data outputs ('F541)	750/106.7	15mA/64mA
7 ₀ - 7 ₇	Data outputs ('F540)	750/106.7	15mA/64mA


NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION



LOGIC SYMBOL






Buffers

FAST 74F540, 74F541


AC ELECTRICAL CHARACTERISTICS

						LIMITS				
SYMBOL PARAMETER		SYMBOL		TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		Ŷ _{CC} =	to +70°C 5V ±10% 50pF 500Ω	UNIT
				Min	Тур	Max	Min	Max		
t _{PLH}	Propagation delay		Waveform 1	3.0 1.5	4.5 2.5	6.5 4.5	2.5 1.5	7.5 5.0	ns	
t _{PZH}	Output Enable time to High or Low level	74F540	Waveform 3 Waveform 4	2.0 4.0	3.5 7.5	6.5 9.5	2.0 4.0	7.0 10.0	ns	
t _{PZH} t _{PZL}	Output Disable time from High or Low level		Waveform 3 Waveform 4	2.0 2.0	4.0 4.0	6.0 5.5	2.0 2.0	6.5 6.0	ns	
t _{PLH} t _{PHL}	Propagation delay		Waveform 2	2.5 3.5	5.0 6.0	6.5 7.0	2.5 3.0	7.0 7.5	ns	
t _{PZH} t _{PZL}	Output Enable time to High or Low level	74F541	Waveform 6 Waveform 7	3.0 3.0	5.5 6.5	7.0 8.5	3.0 3.0	7.5 9.5	ns	
t _{PZH} t _{PZL}	Output Disable time from High or Low level		Waveform 6 Waveform 7	2.0 2.0	4.0 4.0	7.0 7.0	2.0 2.0	7.5 7.5	ns	

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



853-0874
99525
May 2, 1990
Product Specification

- Combines 74F245 and 74F373 type functions in one chip
- 8-bit octal transceiver with D-type latch
- 'F543 Non-inverting
 'F544 Inverting
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- A outputs sink 24mA and source 3mA
- B outputs sink 64mA and source 15mA
- 300 mil wide 24-pin Slim DIP package
- 3-state outputs for bus-orientated applications

DESCRIPTION

The 74F543 and 74F544 Octal Registered Transceivers contain two sets of Dtype latches for temporary storage of data flowing in either direction. Separate Latch Enable (IEAB, IEBA) and Output Enable (OEAB, OEBA) inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. While the 'F543 has non-inverting data path, the 'F544 inverts data in both directions. The A outputs are guaranteed to sink 24mA while the B outputs are rated for 64mA.

FUNCTIONAL DESCRIPTION

The 'F543 and 'F544 contain two sets of eight D-type latches, with separate input and controls for each set. For data flow from A to B, for example, the A-to-B Enable ($\overline{\text{EAB}}$) input must be Low in order to enter data from A_0 - A_7 or take data from B_0 - B_7 , as indicated in the

FAST 74F543, 74F544 Transceivers

74F543 Octal Registered Transceiver, Non-Inverting (3-State) 74F544 Octal Registered Transceiver, Inverting (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)		
74F543	6.0ns	80mA		
74F544	6.5ns	95mA		

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
4-Pin Plastic Slim DIP (300mil)	N74F543N, N74F544N
4-Pin Plastic SOL	N74F543D, N74F544D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS		DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
	A ₀ - A ₇	Port A, 3-state inputs	3.5/1.0	70μ A /0.6mA
B ₀ - B ₇		Port B, 3-state inputs	3.5/1.0	70μ A /0.6mA
'F543 'F544	OEAB	A-to-B Output Enable input (Active Low)	1.0/1.0	20μA/0.6mA
	OEBA	B-to-A Output Enable input (Active Low)	1.0/1.0	20μA/0.6mA
	EAB	A-to-B Enable input (Active Low)	1.0/2.0	20μA/1.2mA
	EBA	B-to-A Enable input (Active Low)	1.0/2.0	20μ A /1.2mA
	LEAB	A-to-B Latch Enable input (Active Low)	1.0/1.0	20μA/0.6mA
LEBA		B-to-A Latch Enable input (Active Low)	1.0/1.0	20μA/0.6mA
A0 - A		Port A, 3-state outputs	150/40	3.0mA/24mA
'F543	B ₀ - B ₇	Port B, 3-state outputs	750/106.7	15mA/64mA
'F544	$\overline{A}_0 - \overline{A}_7$	Port A, 3-state outputs	150/40	3.0mA/24mA
F344		Port B, 3-state outputs	750/106.7	15mA/64mA

NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


Function Table. With EAB Low, a Low signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent Low-to High transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A

inputs. With EAB and OEAB both Low, the 3state B output buffers are active and display the data present at the outputs of the A latches.

Control of data flow from B to A is similar, but using the $\overline{\text{EBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$ inputs.

Bus Transceivers

FAST 74F543, 74F544



L= Low voltage level

h= High state must be present one setup time before the Low-to-High transition of EXX or EXX (XX=AB or BA)

I = Low state must be present one setup time before the Low-to -High transition of LEXX (XX=AB or BA)

^{1 =}Low-to-High transition of LEXX or EXX (XX=AB or BA)

X=Don't care

NC=No change

Z =High impedance "off" state


Document No.	853-1098
ECN No.	98906
Date of issue	February 23, 1990
Status	Product Specification

- 8-Bit bidirectional I/O port with handshake
- · Register status flag flip-flops
- Separate clock enable and output enable
- · Parity generation and parity check
- B outputs and parity output sink 64mA

DESCRIPTION

The 74F552 Octal Registered Transceiver contains two 8-bit registers for temporary storage of data flowing in either direction. Each register has its own clock (CPR, CPS) and Clock Enable (CER, CES) inputs, as well as a flag flip-flop that is set automatically as the register is loaded. The flag output will be reset when the Output Enable returns to High after reading the output port. Each register has a separate Output Enable (OEAS, OEBR) for its 3-state buffer. The separate Clocks, Flags and Enables provide considerable flexibility as I/O ports for demand-response data transfer. When data is transferred from the Aport to the B port, a parity bit is generated. On the other hand, when data is transferred from the B port to the A port, the parity of input data on B₀-B₇ is checked.

PIN CONFIGURATION



FAST 74F552 Transceiver

Octal Registered Transceiver With Parity and Flags (3-State)

TYPE TYPICAL f _{MAX}		TYPICAL SUPPLY CURRENT (TOTAL)
74F552	85MHz	120mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
8-Pin Plastic DIP (600mil)	N74F552N
3-Pin Plastic SOL ¹	N74F552D


NOTE: Thermal mounting technique are recommended.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW	
$A_0 - A_7$	A Data inputs	3.5/1.0	70μA/0.6mA	
B, - B,	B Data inputs	3.5/1.0	70μA/0.6mA	
CPR	R registers clock input (active rising edge)	1.0/1.0	20μA/0.6mA	
CPS	S registers clock input (active rising edge)	1.0/1.0	20μ A /0.6mA	
CER	R registers clock Enable input (active Low)	1.0/1.0	20μA/0.6mA	
CES	S registers clock Enable input (active Low)	1.0/1.0	20μA/0.6mA	
OEBR	A-to-B Output Enable input (active Low)	4.0/0.0	00.44.0-4	
OEBK	and clear FS output (active Low)	1.0/2.0	20μA/1.2mA	
OEAS	B-to-A Output Enable input (active Low)	1.0/2.0	20μA/1.2mA	
UEAS	and clear FR output (active Low)		* 1	
PARITY	Parity bit transceiver input	3.5/1.0	70μ Α /0.6mA	
FARILI	Parity bit transceiver output	750/106.7	15mA/64mA	
ERROR	Parity check output (active Low)	50/33.3	1.0mA/20mA	
$A_0 - A_7$	A Data outputs	150/40	3.0mA/24mA	
B B.	B Data outputs	750/106.7	15mA/64mA	
FR	A-to-B Status Flag output (active High)	50/33.3	1.0mA/20mA	
FS	B-to-A Status Flag output (active High)	50/33.3	1.0mA/20mA	

NOTE: One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

LOGIC SYMBOL





Document No.	853-0166
ECN No.	98169
Date of issue	November 27, 1989
Status	Product Specification
FAST Products	

- 74F563 is broadside pinout version of 74F533
- 74F564 is broadside pinout version of 74F534
- Inputs and Outputs on opposite side of package allow easy interface to Microprocessors
- Useful as an Input or Output port for Microprocessors
- · 3-State Outputs for Bus interfacing
- · Common Output Enable
- 74F573 and 74F574 are noninverting versions of 74F563 and 74F564 respectively
- These are High-Speed replacements for N8TS807 and N8TS808

DESCRIPTION

The 74F563 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable (OE) control gates.

The 74F563 is functionally identical to the 74F533 but has a broadside pinout configuration to facilitate PC board layout and allows easy interface with microprocessors

The data on the D inputs is transferred to the latch outputs when the Enable (E) input is High. The latch remains transparent to the data input while E is High and stores the data that is present one set-up time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable (OE) controls all eight 3-State buffers independently of

FAST 74F563, 74F564

Latch/Flip-Flop

74F563 Octal Transparent Latch (3-State) 74F564 Octal D Flip-Flop (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F563	5.0ns	40mA
ТҮРЕ	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	N74F563N, N74F564N
20-Pin Plastic SOL	N74F563D, N74F564D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₇	Data inputs	1.0/1.0	20μA/0.6mA
E ('F563)	Latch Enable input (active High)	1.0/1.0	20μA/0.6mA
ŌĒ	Output Enable input (active Low)	1.0/1.0	20μA/0.6mA
CP ('F564)	Clock Pulse input (active rising edge)	1.0/1.0	20μA/0.6mA
<u>a</u> ₀ - a ₇	3-State outputs	150/40	3.0mA/24mA

NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

the latch operation. When \overline{OE} is Low, the latched or transparent data appears at the outputs. When \overline{OE} is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

The 74F564 is functionally identical to the 74F534 but has a broadside pinout configuration to facilitate PC board layout and allows easy interface with microprocessors

It is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable (OE) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flip-flop's $\overline{\mathbf{Q}}$ output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable (\overline{OE}) controls all eight 3-State buffers independently of the register operation. When \overline{OE} is Low, data in the register appears at the outputs. When \overline{OE} is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

FAST 74F563, 74F564

AC ELECTRICAL CHARACTERISTICS

						LIMITS			
SYMBOL	PARAMETER		TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
					Тур	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay		Waveform 2	4.0 2.5	5.5 4.0	8.5 6.5	3.5 2.0	9.5 7.0	ns
t _{PLH} t _{PHL}	Propagation delay E to Q _n	745500	Waveform 1	5.0 3.0	6.5 5.0	9.5 7.0	4.5 3.0	10.5 7.0	ns
t _{PZH} t _{PZL}	Output Enable time to High or Low level	74F563	Waveform 4 Waveform 5	2.5 4.0	4.5 6.0	7.5 8.0	2.5 3.5	8.5 8,5	ns
t _{PHZ} t _{PLZ}	Output Disable time to High or Low level		Waveform 4 Waveform 5	1.5 1.5	3.0 3.0	6.0 5.5	1.0 1.0	7.0 6.0	ns
f _{MAX}	Maximum Clock frequency		Waveform 1	160	180		150		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Q		Waveform 1	3.5 3.5	5.0 5.0	8.0 8.0	3.0 3.0	8.5 8.5	ns
t _{PZH} t _{PZL}	Output Enable time to High or Low level	74F564	Waveform 4 Waveform 5	2.5 4.0	4.5 5.5	7.5 8.0	2.0 3.5	8.0 8.5	ns
t _{PHZ} t _{PLZ}	Output Disable time to High or Low level		Waveform 4 Waveform 5	1.0 1.0	3.0 2.5	6.0 5.5	1.0 1.0	7.0 6.0	ns

AC SETUP REQUIREMENTS

	PARAMETER			LIMITS						
SYMBOL			TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT		
				Min	Тур	Max	Min	Max		
t _s (H) t _s (L)	Set-up time D _n to E		Waveform 3	1.0 1.0	,		1.0 1.0	·	ns	
t _h (H) t _h (L)	Hold time D _n to E	74F563	Waveform 3	3.0 2.5			3.0 2.5		ns	
t _w (H)	E Pulse width, High		Waveform 1	3.5			3.5		ns	
t _s (H) t _s (L)	Set-up time D _n to CP		Waveform 3	2.0 2.0			2.0 2.5		ns	
t _h (H) t _h (L)	Hold time D _n to CP	74F564	Waveform 3	1.0 1.0		-	1.5 1.5		ns	
t _w (H) t _w (L)	CP Pulse width, High or Low		Waveform 1	3.5 3.5			3.5 3.5		ns	

Document No.	853-0083
ECN No.	97897
Date of issue	October 16, 1989
Status	Product Specification
FAST Products	

- 74F573 is broadside pinout version of 74F373
- 74F574 is broadside pinout version of 74F374
- Inputs and Outputs on opposite side of package allow easy interface to Microprocessors
- Useful as an Input or Output port for Microprocessors
- · 3-State Outputs for Bus interfacing
- · Common Output Enable
- 74F563 and 74F564 are inverting version of 74F573 and 74F574 respectively
- 3-State Outputs glitch free during power-up and power-down
- These are High-Speed replacements for N8TS805 and N8TS806

DESCRIPTION

The 74F573 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable (OE) control gates.

The 74F573 is functionally identical to the 74F373 but has a broadside pinout configuration to facilitate PC board layout and allow easy interface with microprocessors.

The data on the D inputs is transferred to the latch outputs when the Enable (E) input is High. The latch remains transparent to the data input while E is High and stores the data that is present one set-up time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable $\overline{(OE)}$

FAST 74F573, 74F574 Latch/Flip-Flop

74F573 Octal Transparent Latch (3-State) 74F574 Octal D Flip-Flop (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F573	5.0ns	35mA
TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)

ORDERING INFORMATION

74F574

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	N74F573N, N74F574N
20-Pin Plastic SOL	N74F573D, N74F574D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

180MHz

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₇	Data inputs	1.0/1.0	20μA/0.6mA
E ('F573)	Latch enable input (active falling edge)	1.0/1.0	20μA/0.6mA
ŌĒ	Output enable input (active Low)	1.0/1.0	20μA/0.6mA
CP ('F574)	Clock Pulse input (active rising edge)	1.0/1.0	20μA/0.6mA
Q ₀ - Q ₇	3-State outputs	150/40	3.0mA/24mA

NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

controls all eight 3-State buffers independent of the latch operation. When \overline{OE} is Low, the latched or transparent data appears at the outputs. When \overline{OE} is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

The 74F574 is functionally identical to the 74F374 but has a broadside pinout configuration to facilitate PC board layout and allow easy interface with microprocessors.

It is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable (\overline{OE}) control gates. The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable $\overline{(OE)}$ controls all eight 3-State buffers independent of the latch operation. When \overline{OE} is Low, the latched or transparent data appears at the outputs. When \overline{OE} is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

Latch/Flip-Flop

FAST 74F573, 74F574

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	Min	Nom	Мах	UNIT
v _{cc}	Supply voltage	4.5	5.0	5.5	, v
V _{IH}	High-level input voltage	2.0			٧
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
Гон	High-level output current	·		-3	mA
I _{OL}	Low-level output current			24	mA
TA	Operating free-air temperature range	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				1			LIMITS	3	
SYMBOL	PARAME	ETER		TEST CONDIT	IONS'	Min	Typ ²	Max	UNIT
.,	15-6-11			V _{CC} = MIN, V _{II} = MAX	±10%V _{CC}	2.4		-	٧
VOH	High-level output	voitage		V _{IH} = MIN, I _{OH} = MAX	±5%V _{CC}	2.7	3.4		٧
				V _{CC} = MIN, V _{II} = MAX	±10%V _{CC}		0.35	0.50	V
VOL	Low-level output	voltage		V _{IH} = MIN, I _{OL} = MAX	±5%V _{CC}		0.35	0.50	V
V _{IK}	Input clamp volta	ge		V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	٧
1,	Input current at r	naximum ir	nput voltage	V _{CC} =MAX, V _I = 7.0V				100	μ
I _{IH}	High-level input o	current		V _{CC} = MAX, V _I = 2.7V				20	μ
IIL	Low-level input co	ow-level input current		V _{CC} = MAX, V _I = 0.5V				-0.6	m
l _{ozh}	Off state output of High-level voltage			V _{CC} = MAX, V _O = 2.7V				50	μ
l _{OZL}	Off state output of Low-level voltage			V _{CC} = MAX, V _O = 0.5V				-50	μ.
los	Short circuit outp	ut current ³		V _{CC} = MAX	-	-60		-150	m
		Іссн					30	40	m.
		I _{CCL}	74F573	V _{CC} = MAX			35	50	m
•		Iccz				-	40	60	m
^l cc	Supply current (total)	Іссн					45	65	m
		ICCL	74F574	V _{CC} = MAX			50	70	m
		I _{ccz}					55	85	m

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Latch/Flip-Flop

FAST 74F573, 74F574

AC ELECTRICAL CHARACTERISTICS

						LIMITS			
SYMBOL	SYMBOL PARAMETER		TEST CONDITION		$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$		V _{CC} = 5 C _L =	to +70°C 5V ±10% 50pF 500Ω	UNIT
				Min	Тур	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay D _n to Q _n		Waveform 2	3.0 1.0	5.5 3.5	8.0 6.0	2.5 1.0	9.0 7.0	ns
t _{PLH} t _{PHL}	Propagation delay E to Q _n	7.45570	Waveform 1	4.5 3.0	8.5 5.0	11.5 7.0	4.0 2.5	12.5 8.0	ns
t _{PZH} t _{PZL}	Output Enable time to High or Low level	74F573	Waveform 5 Waveform 6	2.5 2.5	5.5 5.5	9.5 8.0	2.0 2.0	10.5 8.5	ns
t _{PHZ} t _{PLZ}	Output Disable time from High or Low level		Waveform 5 Waveform 6	1.0 1.0	3.0 2.5	6.0 5.5	1.0 1.0	6.5 5.5	ns
f _{MAX}	Maximum Clock frequency		Waveform 1	160	180		150		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Q _n		Waveform 1	3.5 3.5	5.0 5.0	7.5 7.5	3.0 3.0	8.0 8.0	ns
t _{PZH} t _{PZL}	Output Enable time to High or Low level	74F574	Waveform 5 Waveform 6	2.5 3.0	4.5 5.0	7.5 8.0	2.0 3.0	7.5 8.5	ns
t _{PHZ}	Output Disable time from High or Low level		Waveform 5 Waveform 6	1.0 1.0	3.0 2.5	5.5 5.5	1.0 1.0	6.0 6.0	ns

AC SETUP REQUIREMENTS

				LIMITS					
SYMBOL	PARAMETER		TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{I} = 500\Omega$		UNIT
				Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Set-up time D _n to E		Waveform 4	0.0 1.5			0.0 2.0		ns
է _ր (H) է _ր (L)	Hold time D _n to E	74F573	Waveform 4	2.5 4.0			2.5 4.0		ns
t _w (H)	E Pulse width, High		Waveform 1	3.0			3.5		ns
t _s (H) t _s (L)	Set-up time D _n to CP		Waveform 3	2.5 2.5			3.0 3.0		ns
t _h (H) t _h (L)	Hold time D _n to CP	74F574	Waveform 3	0			0		ns
t _w (H) t _w (L)	CP Pulse width, High or Low		Waveform 1	3.0 3.5			3.0 4.0		ns


Document No.	853-0377
ECN No.	99600
Date of issue	May 15, 1990
Status	Product Specification
FAST Products	

- · Fully synchronous operation
- Multiplexed 3-state I/O ports for bus oriented applications
- · Built in cascading carry capability
- U/D̄ pin to control direction of counting
- Separate pins for Master Reset and Synchronous operation
- Center power pins to reduce effects of package inductance
- Count frequency 115MHz typ
- · Supply current 100mA typ
- See 'F269 for 24 pin separate I/O port version
- · See 'F779 for 16 pin version

DESCRIPTION

The 74F579 is a fully synchronous 8-stage Up/Down Counter with multiplexed 3-state I/O ports for bus-oriented applications. It features a preset capability for programmable operation, carry look-ahead for easy cascading and a U/D input to control the direction of counting. All state changes, except for the case of asynchronous reset, are initiated by the rising edge of the clock. TC output is not recommended for use as a clock or asynchronous reset due to the possibility of decoding spikes.

PIN CONFIGURATION



FAST 74F579 Counter

8-Bit Bidirectional Binary Counter (3-state)

TYPE	TYPICAL f MAX	TYPICAL SUPPLY CURRENT (TOTAL)
74F579	115MHz	100mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic Dip	N74F579N
20-Pin Plastic SOL	N74F579D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
	Data inputs	3.5/1.0	70μA/0.6mA
1/O _n	Data outputs	150/40	3.0mA/24mA
PE	Parallel Enable input (active Low)	1.0/1.0	20μ Α /0.6mA
U/D	Up/Down count control input	1.0/1.0	20μA/0.6mA
MR	Master Reset input (active Low)	1.0/1.0	20μ A /0.6mA
SR	Synchronous Reset input (active Low)	1.0/1.0	20μ A /0.6mA
CEP	Count Enable Parallel input (active Low)	1.0/1.0	20μ A /0.6mA
CET	Count Enable Trickle input (active Low)	1.0/1.0	20μA/0.6mA
cs	Chip Select input (active Low)	1.0/1.0	20μ A /0.6mA
ŌĒ	Output Enable input (active Low)	1.0/1.0	20μ Α /0.6mA
СР	Clock input	1.0/1.0	20μ Α /0.6mA
TC	Terminal count output (active Low)	50/33	1.0mA/20mA

NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

LOGIC SYMBOL






Philips Components FAST Products Product Specification

Counter FAST 74F579

LOGIC DIAGRAM



March 18, 1990 76

Counter

FAST 74F579

AC ELECTRICAL CHARACTERISTICS

			LIMITS					
SYMBOL	PARAMETER TEST CONDITION	$T_{A} = +25^{\circ}C$ $V_{CC} = 5V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	100	115		80		MHz
t _{PLH} t _{PHL}	Propagation delay CP to I/On	Waveform 1	5.0 5.0	7.5 7.5	10.5 10.5	5.0 5.0	11.5 11.5	ns
t _{PLH} t _{PHL}	Propagation delay CP to TC	Waveform 1	5.5 5.5	7.5 7.5	10.0 10.0	5.0 5.0	11.0 11.0	ns
t _{PLH} t _{PHL}	Propagation delay U/D to TC	Waveform 4	3.5 4.5	5.5 6.5	8.0 8.0	3.5 4.5	9.0 9.0	ns
t _{PLH}	Propagation delay CET to TC	Waveform 3	3.5 3.5	5.5 6.0	7.0 8.0	3.5 3.5	8.5 8.5	ns
t _{PHL}	Propagation delay MR to I/On	Waveform 2	5.0	7.0	9.0	5.0	10.0	ns
t _{PZH} t _{PZL}	Output Enable time CS to I/On	Waveform 6 Waveform 7	4.0 5.5	5.0 7.0	8.5 10.5	3.5 5.0	10.0 11.5	ns
t _{PHZ}	Output Disable time CS to I/O Output Enable time	Waveform 6 Waveform 7	3.0 5.0	5.0 7.5	7.5 9.5	3.0 4.5	9.0 11.0	ns
PZH ^t PZL	Output Enable time PE to I/O _n	Waveform 6 Waveform 7	3.0 5.0	4.5 6.5	8.0 10.0	3.0 4.5	9.0 11.0	ns
t _{PHZ}	Output Disable time PE to I/On	Waveform 6 Waveform 7	3.0 2.5	4.0 4.0	7.5 7.5	3.0 2.0	9.0 8.5	ns
t _{PZH} t _{PZL}	Output Enable time OE to I/On	Waveform 6 Waveform 7	2.5 4.5	4.0 5.5	7.0 9.0	2.5 4.0	8.5 10.5	ns
t _{PHZ}	Output Disable time OE to I/O	Waveform 6 Waveform 7	1.0 2.0	2.5 4.0	4.0 7.0	1.0 2.0	5.5 8.0	ns

Counter

FAST 74F579

AC SETUP REQUIREMENTS

					LIMITS			
\$\frac{t_s(H)}{t_s(L)}\$ \$\frac{t_s(H)}{t_h(H)}\$ \$\frac{t_h(H)}{t_h(L)}\$	PARAMETER	TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low I/O _n to CP	Waveform 5	3.0 3.0			4.0 4.0		ns
t _h (H) t _h (L)	Hold time, High or Low I/O _n to CP	Waveform 5	0 0			0		ns
t _s (H) t _s (L)	Setup time, High or Low U/D to CP	Waveform 5	8.0 8.0			9.0 9.0		ns
t _ր (H) t _ր (L)	Hold time, High or Low U/D to CP	Waveform 5	0 0			0		ns
t _s (H) t _s (L)	Setup time, High or Low PE, SR or CS to CP	Waveform 5	9.5 9.5			10.0 10.0		ns
t _h (H) t _h (L)	Hold time, High or Low PE, SR or CS to CP	Waveform 5	0 0			0		ns
t _s (H) t _s (L)	Setup time, High or Low CEP or CET to CP	Waveform 5	5.0 9.0			5.5 10.5		ns
t _h (H) t _h (L)	Hold time, High or Low I/O _n to CP	Waveform 5	0			0		ns
t _w (H) t _w (L)	CP Pulse width, High or Low	Waveform 1	4.5 4.5			4.5 4.5		ns
(L)	MR Pulse width, Low	Waveform 2	3.0			3.0		ns
tREC	Recovery time, MR to CP	Waveform 2	4.0			4.5		ns

78

March 18, 1990

Document No.	853-1247
ECN No.	99495
Date of issue	April 27, 1990
Status	Product Specification

- Performs four BCD functions
 P and G outputs for high speed
- P and G outputs for high spee expansion
- Add/Subtract delay 28ns max Look ahead delay 22.5ns max
- Supply current 85mA max
- · 24 pin 300 mil Slim Dip package

DESCRIPTION

The 74F582 Binary Coded Decimal (BCD) Arithmetic Logic Unit (ALU) is a 24 pin expandable unit that performs addition, subtraction, comparison of two numbers and binary to BCD conversion.

The 'F582 input and output logic includes a Carry/Borrow which is generated internally in the look-ahead mode, allowing BCD to computed directly.

CASCADING FEATURE IS DELETED

When A/S is Low, BCD addition is performed (A+B+C/B=F). If an input is greater than 9 binary to BCD conversion results at the output.

When A/S is High, subtraction is performed. If the C/B is Low, then the subtraction is accomplished by internally computing the nine's complement addition of the two BCD numbers(A-B-1=F). When C/B is High, the difference of the two numbers is figured as A-F=F. If A is greater than or equal to B, the BCD difference appears at the output F in its true form. If A is less than B and C/B is Low, the 9s complement of the true form appears at the output F. As long as A is less than B, an active Low borrow is also generated. The 'F582 also performs binary to BCD conversion. For inputs from 10 to 15, binary to BCD conversion occurs by grounding one set of inputs, A, or B, and applying the binary number to the other set of inputs.

FAST 74F582 4-Bit BCD Arithmetic Logic Unit

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F582	12.0 ns	55mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
24-Pin Plastic Slim DIP (300 mil)	N74F582N
24-Pin Plastic SOL	N74F582D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ -A ₃	A operand inputs	1.0/2.0	20μ A /1.2mA
B ₀	B operand input	1.0/1.0	20μA/0.6mA
В,	B operand input	1.0/4.0	20μA/2.4mA
B ₂	B operand input	1.0/3.0	20μ A /1.8mA
В3	B operand input	1.0/2.0	20μA/1.2mA
Ā/S	Add/Subtract input	1.0/3.0	20μA/1.8mA
C/B	Carry/Borrow input	1.0/1.0	20μ A /0.6mA
C/B _{n+4}	Carry/Borrow output	50/33	1.0mA/20mA
P	Carry Propagate output	50/33	1.0mA/20mA
G	Carry Generator output	50/33	1.0mA/20mA
A=B	Comparator output	OC/33	OC/20mA
F ₀ -F ₃	Outputs	50/33	1.0mA/20mA

NOTE: One (1.0) FAST Unit Load is defined as: 20μA in the High state and 0.6mA in the Low state.

OC=Open Collector

	· T
Document No.	853-1096
ECN No.	99392
Date of issue	April 18, 1990
Status	Product Specification
FAST Products	

- Low noise, no switching feedthru current
- · Controlled output edge rates
- High impedance PNP base inputs for reduced loading (20µA in High and Low states)
- 8-bit serial-in, parallel-out shift register with storage
- · 3-state outputs
- · Shift register has direct clear
- Guaranteed shift frequency-DC to 100MHz

DESCRIPTION

The 74F595 contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct overriding clear, serial input and serial output pins for cascading. Both the shift register and storage register clocks are positive edgetriggered. If the user wishes to connect both clocks together, the shift register

FAST 74F595 Shift Register

8-Bit Shift Register with Output Latches (3-state)

TYPE	TYPICALI	TYPICAL SUPPLY CURRENT (TOTAL)
N74F595	130MHz	65mA

ORDERING INFORMATION

	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
6-Pin Plastic DIP	N74F595N
6-Pin Plastic SO	N74F595D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D _S	Serial data input	1.0/0.033	20μΑ/20μΑ
SHCP	Shift register clock pulse input (active rising edge)	1.0/0.033	20μΑ/20μΑ
STCP	Storage register clock pulse input (active rising edge)	1.0/0.033	20μΑ/20μΑ
SHR	Shift register reset input (active Low)	1.0/0.033	20μΑ/20μΑ
ŌĒ	Output enable input (active Low)	1.0/0.033	20μΑ/20μΑ
Q _s	Serial expansion output	50/33	1.0mA/20mA
Q ₀ - Q ₇	Data outputs	150/40	3.0mA/24mA

NOTE


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

state will always be one clock pulse ahead of the storage register.


This device uses patented circuitry to control system noise and internal ground


bounce. This is done by eliminating switching feedthru current and controlling both Low-to-High and High-to-Low slew rates.

PIN CONFIGURATION



LOGIC SYMBOL





FAST 74F595

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER		TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω	ŧ	V _{CC} =	C to +70°C 5V ±10% = 50pF = 500Ω	UNIT
.				Min	Тур	Max	Min	Max	-
f _{MAX}	Maximum clock frequency	SHCP to Q _S	Waveform 1	115	135	T	90		MHz
	Propagation delay SHCP to Q _S		Waveform 1	6.0 2.5	8.0 4.5	10.5 7.5	5.0 2.5	12.5 7.5	ns
	Propagation delay STCP to Q ₀ - Q ₇		Waveform 1	5.5 3.0	8.0 5.0	10.0 8.0	4.5 3.0	13.0 8.5	ns
t _{PHL}	Propagation delay SHR to Q _S		Waveform 2	3.5	5.5	8.0	3.0	8.5	ns
	Output Enable time OE to Q ₀ - Q ₇		Waveform 5 Waveform 6	3.5 3.0	5.5 5.5	9.0 8.5	2.5 2.5	10.5 10.5	ns
t _{PHZ} t _{PLZ}	Output Disable time OE or Q ₀ - Q ₇	· .	Waveform 5 Waveform 6	2.0 4.0	4.0 6.0	7.0 9.0	1.5 3.0	8.5 10.0	ns

AC SETUP REQUIREMENTS

		TEST CONDITION	LIMITS					
SYMBOL	PARAMETER		$T_{A} = +25^{\circ}C$ $V_{CC} = 5V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low D _S to SHCP	Waveform 3	2.0 2.0			2.5 2.5		ns
t _h (H) t _h (L)	Hold time, High or Low D _S to SHCP	Waveform 3	0			0		ns
t _s (L)	Setup time, Low SHR to STCP	Waveform 3	4.5			5.0		ns
t _s (H)	Setup time, High SHCP to STCP	Waveform 4	4.5			5.0		ns
t _w (H) t _w (L)	SHCP Pulse width, High or Low	Waveform 1	3.5 4.0			4.0 4.0		ns
t _w (H) t _w (L)	STCP Pulse width, High or Low	Waveform 1	4.0 3.0			4.0 3.5	<u> </u>	ns
t _w (L)	SHR Pulse width, Low	Waveform 2	3.0			3.0	T	ns
t _{REC}	Recovery time, SHR to SHCP	Waveform 2	3.0			3.0		ns

Document No.	853-
ECN No.	
Date of issue	February 1, 1990
Status	Preliminary Specification

FAST 74F597, 74F598 Shift Registers

74F597 8-Bit Shift Register with Input Storage Registers 74F598 8-Bit Shift Register with Input Storage Registers (3-State)

FEATURES

- High impedance NPN base input for reduced loading (20µA in High and Low states)
- · 8-bit Parallel storage register
- Shift register has asynchronous direct overriding load and reset
- Guaranteed shift frequency DC to 120MHz
- Parallel 3-State I/O, Storage register inputs
- Shift register outputs-'F598

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F597	120MHz	75mA
74F598	120MHz	75mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F597N
20-Pin Plastic DIP	N74F598N
16-Pin Plastic SO	N74F597D
20-Pin Plastic SOL	N74F598D

DESCRIPTION

The 74F597 consists of an 8-bit storage register feeding a parallel-in/serial-in, serial out 8-bit shift register. The storage register and shift register have separate positive edge triggered clocks. The shift register also has asynchronous direct load (from storage) and reset inputs.

The 74F598 consists of an 8-bit storage register feeding a parallel/serial-in, parallel/serial out 8-bit shift register. Both the storage register and shift register have positive edge triggered clocks. The shift register also has asynchronous direct load (from storage) and reset inputs. The 'F598 has 3-state I/O ports that provide parallel shift register outputs and also has multiplexed serial data input.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


	PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
	D _s	Serial data input	1.0/0.033	20μΑ/20μΑ
	D ₀ -D ₇	Parallel data inputs	1.0/0.033	20μΑ/20μΑ
	SHCP	Shift register clock pulse input	1.0/0.033	20μΑ/20μΑ
·F597	STCP	Storage register clock pulse input	1.0/0.033	20μΑ/20μΑ
	SHLD	Shift register load input (active Low)	1.0/0.033	20μΑ/20μΑ
	SHRST	Shift register reset input (active Low)	1.0/0.033	20μΑ/20μΑ
	Q _S	Serial data output	50/33	1.0mA/20mA
	VO _n	Parallel data inputs	1.0/0.033	20μΑ/20μΑ
	D _{S0} , D _{S1}	Serial data inputs	1.0/0.033	20μΑ/20μΑ
	SHCP	Shift register clock pulse input	1.0/0.033	20μΑ/20μΑ
1	STCP	Storage register clock pulse input	1.0/0.033	20μΑ/20μΑ
'F598	SHCPEN	Shift register clock pulse enable input	1.0/0.033	20μΑ/20μΑ
	SHLD	Shift register load input (active Low)	1.0/0.033	20μΑ/20μΑ
	SHRST	Shift register reset input (active Low)	1.0/0.033	20μΑ/20μΑ
	S	Serial data selector input	1.0/0.033	20μΑ/20μΑ
	<u>OE</u>	Output Enable input	1.0/0.033	20μΑ/20μΑ
	o _s	Serial data output	50/33	1.0mA/20mA
	1/O _n	Parallel data outputs	150/40	3.0mA/24mA

NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

FAST 74F597, 74F598


PIN CONFIGURATION




LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)




PIN CONFIGURATION



LOGIC SYMBOL






FAST 74F597, 74F598

LOGIC DIAGRAM for 'F597 SHLD 13 STCP 12 V_{CC} = Pin16 GND = Pin8

FAST 74F597, 74F598

LOGIC DIAGRAM FOR 'F598



FAST 74F597, 74F598

FUNCTION TABLE

	INPUTS			
STCP	STCP SHCP SHLD SHRST		SHRST	OPERATING MODES
1	Х	х	Х	data loaded to storage registers
1	Х	L	Н	data loaded from inputs to shift register
1	×	L	Н	data transferred from storage registers to shift registers
X	X	L	L	Invalid logic, state of shift register indeterminate when signals removed
X	X	Н	L	shift register cleared
Х	1	Н	Н	shift register clocked, Q _n = Q _{n-1} , Q ₀ = Q _S

= High voltage level

L = Low voltage level
X = Don't care

1 = Low to High clock transition

1 = Not Low to High clock transition

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V _{CC}	Supply voltage		-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V	
I _{IN}	Input current	-30 to +5	mA	
V _{out}	Voltage applied to output in High output state		-0.5 to +V _{CC}	٧
,	Current applied to output in Low output state	Q _S	40	mA
'оит	Content applied to dupot in con dupot state	1/0 ₀ -1/0 ₇	48	mA
T _A	Operating free-air temperature range		0 to +70	°C
T _{STG}	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	Min	Nom	Max	UNIT	
v _{cc}	Supply voltage		4.5	5.0	5.5	٧
V _{IH}	High-level input voltage	2.0			٧	
V _{IL}	Low-level input voltage			0.8	٧	
I _{IK}	Input clamp current				-18	mA
	High-level output current	Q _s			-1	mA
'он	riightiever output current	1/00-1/07			-3	mA
1	Low-level output current	Q _s			20	mA
'OL	2011 10101 00401 0011011			24	mA	
TA	Operating free-air temperature range		0		70	°C

FAST 74F597, 74F598

DC ELECTRICAL CHARACTERISTICS	(Over recommended operating free-air temperature range unless otherwise noted.	.)

				TEST CONDITIONS ¹				LIMITS	;	
SYMBOL	PARAME	TER		TE	Min	Typ ²	Max	UNIT		
						±10%V _{CC}	2.5			٧
v	High-level output v	eoltogo	Q _s	V _{CC} = MIN,	I _{OH} =-1mA	±5%V _{CC}	2.7	3.4		٧
V _{ОН}	nign-ievei output	ollage	1/0	V _{IL} = MAX, V _{IH} = MIN		±10%V _{CC}	2.4			٧
			I/O _n		I _{OH} =-3mA	±5%V _{CC}	2.7	3.3		٧
v	Low-level output v	oltogo		V _{CC} = MIN,		±10%V _{CC}		0.30	0.50	٧
V _{OL}	Low-level output v	onage		V _{IL} = MAX, V _{IH} = MI	I _{OL} =MAX	±5%V _{CC}		0.30	0.50	٧
v _{ik}	Input clamp voltag	e		V _{CC} = MIN, I _I =	^{₌ l} ıĸ			-0.73	-1.2	٧
	Input current at ma	aximum	others	V _{CC} = 0.0V, V _I	= 7.0V				100	μА
'1	input voltage		I/O _n	V _{CC} = 5.5V, V _I = 5.5V					1	mA
I _{IH}	High-level input cu	ırrent		V _{CC} = MAX, V _I = 2.7V					20	μА
l _{IL}	Low-level input cu	rrent		V _{CC} = MAX, V _I = 0.5V					-20	μА
l _{OZH} +l _{IH}	Off-state output cu High-level voltage	•		V _{CC} = MAX, V _C	O= 2.7V				70	μА
lozl+l	Off-state output cu Low-level voltage		I/O _n only	V _{CC} = MAX, V _O = 0.5V					-70	μА
los	Short-circuit outpu	t current ³		V _{CC} = MAX			-60		-150	mA
		-	Іссн					45	70	mA
		·F597	ICCL					48	75	mA
l _{cc}	Supply current		ccz	V _{CC} = MAX				75	90	mA
	(total)		I _{CCL}					78	95	mA
	2		ICCH					85	100	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 Not more than one output should be shorted at a time. For testing I_{CS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{QS} tests should be performed last.

FAST 74F597, 74F598

AC ELECTRICAL CHARACTERISTICS for 'F597

SYMBOL			LIMITS					
	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		T _A = 0°C V _{CC} = C _L = R _L =	UNIT	
			Min	Тур	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	100	120		80		MHz
t _{PLH}	Propagation delay SHCP to Q _S	Waveform 1	4.0 4.0	6.5 7.0	8.5 9.0	4.0 4.0	9.5 10.0	ns
t _{PLH}	Propagation delay SHLD to Q _S	Waveform 1	4.0 4.0	7.5 8.0	9.5 10.0	4.0 4.0	10.0 11.0	ns
t _{PLH}	Propagation delay STCP to Q _S	Waveform 1	4.0 4.0	7.5 8.0	9.5 10.0	4.0 4.0	10.0 11.0	ns
t _{PHL}	Propagation delay SHRST to Q _S	Waveform 3	4.0	8.0	10.0	4.0	11.0	ns

AC SETUP REQUIREMENTS for 'F597

		TEST CONDITION	LIMITS					
SYMBOL	PARAMETER		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			T _A = 0°C V _{CC} = ! C _L = R _L =	UNIT	
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low D _n to STCP	Waveform 3	3.0 3.0			3.0 3.0		ns
t _h (H) t _h (L)	Hold time, High or Low D _n to STCP	Waveform 3	3.0 3.0			3.0 3.0		ns
t _s (H) t _s (L)	Setup time, High or Low D _S to SHCP	Waveform 3	3.0 3.0			3.0 3.0		ns
t _ր (H) t _ր (L)	Hold time, High or Low D _S to SHCP	Waveform 3	1.0 1.0			1.0 1.0		ns
t _s (H) t _s (L)	Setup time, High or Low STCP to SHLD	Waveform 4	3.0 3.0	-		3.0 3.0		ns
t _h (H) t _h (L)	Hold time, High or Low STCP to SHLD	Waveform 4	1.0 1.0			1.0		ns
t _w (H) t _w (L)	SHCP pulse width, High or Low	Waveform 1	4.0 5.0			4.0 5.0		ns
t _w (H) t _w (L)	STCP pulse width, High or Low	Waveform 1	4.0 5.0			4.0 5.0		ns
t _w (L)	SHRST pulse width, Low	Waveform 1	4.0			4.0		ns
t _w (L)	SHLD pulse width, Low	Waveform 1	4.0			4.0		ns
t _{REC}	Recovery time, SHRST to SHCP	Waveform 2	6.0			7.0		ns
t _{REC}	Recovery time, SHLD to SHCP	Waveform 2	6.0			7.0		ns

FAST 74F597, 74F598

AC ELECTRICAL CHARACTERISTICS for 'F598


			LIMITS					
SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		T _A = 0°C V _{CC} = 1 C _L = R _L =	UNIT	
			Min	Тур	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	100	120		80		MHz
^t PLH ^t PHL	Propagation delay SHCP to Q _S	Waveform 1	4.0 4.0	6.5 7.0	8.5 9.0	4.0 4.0	9.5 10.5	ns
t _{PLH} t _{PHL}	Propagation delay STCP to Q _S (SHLD =Low)	Waveform 1	4.0 4.0	7.5 8.0	9.5 10.0	4.0 4.0	10.0 11.0	ns
t _{PLH} t _{PHL}	Propagation delay SHLD to Q _S	Waveform 1	4.0 4.0	7.5 8.0	9.0 9.0	4.0 4.0	10.0 11.0	ns
t _{PLH} t _{PHL}	Propagation delay SHCP to I/O _n	Waveform 1	4.0 4.0	7.5 8.0	9.0 9.0	4.0 4.0	10.5 10.5	ns
t _{PLH} t _{PHL}	Propagation delay SHRST to Q _S	Waveform 1	4.0 4.0	7.5 8.0	9.0 9.0	4.0 4.0	10.0 10.0	ns
t _{PHL}	Propagation delay, SHRST to I/OS	Waveform 2	4.0	8.0	10.0	4.0	11.0	ns
t _{PHL}	Propagation delay, SHRST to Q _S	Waveform 2	4.0	8.0	10.0	4.0	11.5	ns
^t PZH ^t PHZ	Output Enable time to High or Low	Waveform 5 Waveform 6	4.0 4.0	7.5 7.5	9.0 9.0	4.0 4.0	10.5 10.5	ns
t _{PHZ} t _{PLZ}	Output Disable time to High or Low	Waveform 5 Waveform 6	3.0 3.0	6.0 6.0	8.0 8.0	3.0 3.0	9.0 9.0	ns

AC SETUP REQUIREMENTS for 'F598


SYMBOL	PARAMETER	TEST CONDITION	LIMITS					
			$T_{A} = +25^{\circ}C$ $V_{CC} = 5V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	1
t _s (H) t _s (L)	Setup time, High or Low D _{Sn} to SHCP	Waveform 3	3.0 3.0			3.0 3.0		ns
t _h (H) t _h (L)	Hold time, High or Low D _{Sn} to SHCP	Waveform 3	1.0 1.0			1.0 1.0		ns
t _s (H) t _s (L)	Setup time, High or Low STCP to SHLD	Waveform 4	3.0 3.0		-	3.0 3.0		ns
t _h (H) t _h (L)	Hold time, High or Low STCP to SHLD	Waveform 4	1.0 1.0			1.0 1.0		ns
t _s (H) t _s (L)	Setup time, High or Low SHCPEN to SHCP	Waveform 3	6.0 6.0			4.0 5.0		ns
t _w (H) t _w (L)	SHCP pulse width, High or Low	Waveform 1	4.0 5.0			4.0 5.0		ns
t _w (H) t _w (L)	STCP pulse width, High or Low	Waveform 1	4.0 5.0			4.0 5.0		ns
t _w (L)	SHRST pulse width, Low	Waveform 1	4.0			4.0		ns
t _w (L)	SHLD pulse width, Low	Waveform 1	4.0			4.0		ns
t _{REC}	Recovery time, SHRST to SHCP	Waveform 2	6.0			7.0		ns
t _{REC}	Recovery time, SHLD to SHCP	Waveform 2	6.0			7.0		ns

February 1, 1990

FAST 74F597, 74F598




TYPICAL TIMING DIAGRAM for 74F597




Shift Registers

FAST 74F597, 74F598


TYPICAL TIMING DIAGRAM for 74F598



TEST CIRCUIT AND WAVEFORMS



 R_T = Termination resistance should be equal to Z_{OUT} of



V_M = 1.5V Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS						
FAMILT	Amplitude	Rep. Rate	t _w	t _{TLH}	t _{THL}		
74F	3.0V	1 MHz	500ns	2.5ns	2.5ns		

pulse generators.

Document No.	853-0029
ECN No.	98991
Date of issue	March 1, 1990
Status	Product Specification

FEATURES

- · High impedance NPN base inputs for reduced loading (20µA in High and Low states)
- · Stores 16-bit-wide Data inputs, multiplexed 8-bit outputs
- · 3-state outputs
- · Power supply current 75mA typical

DESCRIPTION

The 74F604 multiplexed latch is ideal for storing data from two input buses. A or B, and providing data from either the A or B latches to the output bus. Organized as 8-bit A and B latches, the latch outputs are connected by pairs to eight 2-input multiplexers. A Select (SELECT A/B) input determines whether the A or B latch contents are multiplexed to the eight 3- NOTE: inputs are selected when SELECT A/B is Low; data from the A inputs are selected when SELECT A/B is High. Data enters

FAST 74F604 Latch **Dual Octal Latch (3-State)**

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)		
74F604	7.5ns	75mA		

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
28-Pin Plastic DIP	N74F604N
28-Pin Plastic SOL	N74F604D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ -A ₇ , B ₀ -B ₇	Data inputs	1.0/0.033	20μΑ/20μΑ
SELECT A/B	Select input	1.0/0.033	20μΑ/20μΑ
ĹĒ	Latch Enable Input (active Low)	1.0/0.033	20μΑ/20μΑ
\overline{Q}_{0}	Data outputs	150/40	3mA/24mA

state outputs. Data entered from the B One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


the latches when the Latch Enable (LE) input is Low and is latched on the LE rising

edge. The outputs are enabled when LE is High and disabled when LE is Low.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



Latch

FAST 74F604



FUNC	TION T			OUTDUTO
AA.	B _o -B ₇	NPUTS SELECT A/B	LE	OUTPUTS Q ₀ -Q ₇
A data	B data	L	1	B data
A data	B data	Н	1	A data
Х	Х	Х	L	Z
Х	х	L	Н	B latched data
Х	х	н	Н	A latched data

- High voltage levelLow voltage level H

- = Don't care
 = High impedance "off" state
 = Low-to-High transition

Latch

FAST 74F604

AC ELECTRICAL CHARACTERISTICS


			LIMITS					
SYMBOL	PARAMETER	TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			$T_{A} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50\text{pF}$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	
t _{PLH}	Propagation delay SELECT A/B to Q _n (B latch)	Waveform 1	5.0 6.0	7.0 8.5	9.0 10.5	4.5 5.5	10.0 11.5	ns
t _{PLH}	Propagation delay SELECT A/B to Q _n (A latch)	Waveform 2	6.0 4.0	8.0 6.5	10.0 8.5	5.5 3.5	11.5 9.0	ns
t _{PZH} t _{PZL}	Output Enable time to High or Low level	Waveform 4 Waveform 5	5.0 5.0	7.5 7.5	9.5 9.5	4.5 4.5	10.5 11.0	ns
t _{PHZ}	Output Disable time from High or Low leve	Waveform 4 Waveform 5	5.0 5.0	7.0 7.0	9.5 9.5	4.5 4.5	11.0 11.0	ns

AC SETUP REQUIREMENTS


		LIMITS					
PARAMETER	TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
		Min	Тур	Max	Min	Max	1
Setup time, High or Low And, Bn to LE	Waveform 3	1.0 2.0			2.0 3.0		ns
Hold time, High or Low A _n ,B _n to LE	Waveform 3	0 1.0		·	0 1.5		ns
LE Pulse width, Low	Waveform 3	5.0			6.0		ns
	Setup time, High or Low A _{n .} B _n to LE Hold time, High or Low A _{n .} B _n to LE	Setup time, High or Low A _n ,B _n to LE Hold time, High or Low A _n ,B _n to LE Waveform 3	Min Setup time, High or Low Waveform 3 1.0 2.0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Latch FAST 74F604

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



853-0030
97679
September 20, 1989
Product Specification

FEATURES

- High impedance NPN base inputs for reduced loading (20µA in High and Low states)
- Stores 16-bit-wide Data inputs, multiplexed 8-bit outputs
- · Open Collector outputs
- Propagation delay 10ns typical
- · Power supply current 85mA typical

FAST 74F605 Latch Dual Octal Latch (Open Collector)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)	
74F605	10.0ns	85mA	

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
28-Pin Plastic DIP	N74F605N
28-Pin Plastic SOL	N74F605D

DESCRIPTION

The 74F605 multiplexed latch is ideal for storing data from two input buses, A or B, and providing data from either the A or B latches to the ouput bus. Organized as 8-bit A and B latches, thelatch outputs are connected by pairs to eight 2-input multiplexers. A Select (SELECT A/B) input determines whether the A or B latch contents are multiplexed to the eight Open Collector outputs. Data entered from the B inputs are selected when SELECT A/B is Low; data from the A inputs are selected when SELECT A/B is High. Data enters the latches when the Latch Enable (LE)

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ -A ₇ , B ₀ -B ₇	Data inputs	1.0/0.033	20μΑ/20μΑ
SELECT A/B	Select input	1.0/0.033	20μΑ/20μΑ
ĪĒ	Latch Enable Input (active Low)	1.0/0.033	20μΑ/20μΑ
Q ₀ -Q ₇	Data outputs	OC/40	OC/24mA


NOTE:

One (1.0) FAST Unit Load is defined as: $20\mu A$ in the High state and 0.6mA in the Low state. OC = Open Collector


input is Low and is latched on the LE rising edge. The outputs are enabled when LE is High and disabled when LE is Low.

These functions are also well-suited for receiving 16-bit simultaneous data and transmitting it as two sequential 8-bit words.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



Latch

FAST 74F605



UNC	TION T	ABLE NPUTS		OUTPUTS
A ₀ -A ₇	B ₀ -B ₇	SELECT A/B	LE	Q ₀ -Q ₇
A data	B data	L	↑	B data
A data	B data	Н	1	A data
Х	Х	X	L	OFF
х	х	L	Н	B latched data
Х	X	н	н	A latched data

- H = High voltage level

X = Don't care

OFF= Pulled up through resistor (open collector)

1 =Low-to-High transition

Philips Components FAST Products Product Specification

Latch FAST 74F605


AC ELECTRICAL CHARACTERISTICS

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	1
t _{PLH}	Propagation delay SELECT A/B to Q _n (B latch)	Waveform 2	7.5 7.5	9.5 10.0	11.5 12.0	7.0 7.0	12.0 13.5	ns
t _{PLH}	Propagation delay SELECT A/B to Q _n (A latch)	Waveform 1	8.5 6.5	11.0 8.5	13.0 11.0	8.0 6.0	14.5 11.5	ns
t _{PLH}	Propagation delay LE to Q _n	Waveform 3	8.5 6.5	11.0 9.0	13.0 11.0	8.0 6.0	14.5 12.0	ns

AC SETUP REQUIREMENTS

					LIMITS			
SYMBOL PARAMETER	TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low	Waveform 4	1.0			2.0		ns
t (L)	A _n ,B _n to LE		3.0			4.0		
ኒ _ո (H)	Hold time, High or Low	Waveform 4	1.0			2.0		ns
_{եր} (H) եր(L)	A _n ,B _n to LE	ravelollii 4	2.0			3.0		113
t _w (L)	LE Pulse width, Low	Waveform 4	5.0			6.0		ns

AC WAVEFORMS



r	
Document No.	853-0380
ECN No.	97743
Date of issue	September 27, 1989
Status	Product Specification
EAST Products	

FEATURES

- High impedance NPN base inputs for reduced loading (20µA in High and Low states)
- · Octal bidirectional bus interface
- · Open collector outputs sink 64mA
- · -'F621 Non-Inverting
 - -'F622 Inverting

DESCRIPTION

The 74F621 is an octal bus transceiver featuring non-inverting open collector bus-compatible outputs in both send and receive directions. The outputs are capable of sinking 64mA, providing very good capacitive drive characteristics. The 74F622 is a inverting version of the 74F621. These octal bus transceivers are designed for asynchronous two-way communication between data busses. The control function implementation allows for maximum flexibilty in timing. These devices allow data transmission from the A bus to the B bus or from B bus to A bus, depending upon the logic levels at the Enable inputs (OEBA and OEAB). The Enable inputs can be used to disable the device so that the busses are effectively isolated. The dual-enable configuration gives the 'F621 and 'F622 the capability to store data by the simultaneous enabling of OEBA and OEAB.

FAST 74F621, 74F622

Transceivers

74F621 Octal Bus Transceiver, Non-Inverting (Open Collector) 74F622 Octal Bus Transceiver, Inverting (Open Collector)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F621	8.0ns	105mA
74F622	8.5ns	53mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	N74F621N, N74F622N
20-Pin Plastic SOL ¹	N74F621D, N74F622D

NOTE:

1. Thermal mounting techniques are recommended.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₇ , B ₀ - B ₇	Data inputs	1.0/0.033	20μΑ/20μΑ
OEBA, OEAB	Output Enable inputs	1.0/0.033	20μΑ/20μΑ
A ₀ - A ₇	Data outputs	OC/40	OC/24mA
B ₀ - B ₇	Data outputs	OC/106.7	OC/64mA

NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state. OC=Open Collector

Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of the

bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

Philips Components FAST Products Product Specification

Transceivers

FAST 74F621, 74F622


AC ELECTRICAL CHARACTERISTICS for 74F62	AC FI	FCTRIC	AL CHAR	ACTERISTIC	S for 74F621
---	-------	--------	---------	-------------------	--------------

		1			LIMITS			
SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		V _{CC} =5	to +70°C 5V ±10% 50pF 500Ω	UNIT
		and the second s	Min	Тур	Max	Min	Max	1
t _{PLH} t _{PHL}	Propagation delay A _n to B _n	Waveform 2	6.0 4.0	9.5 6.0	12.0 8.0	5.5 3.5	13.0 8.5	ns
t _{PLH} t _{PHL}	Propagation delay B _n to A _n	Waveform 2	6.0 3.5	9.0 5.5	12.0 7.5	5.5 3.0	12.5 8.0	ns
t _{PLH}	Propagation delay OEBA to A _n	Waveform 3	6.0 3.5	10.0 6.5	13.5 10.5	5.5 3.0	14.0 11.0	ns
t _{PLH}	Propagation delay OEAB to B _n	Waveform 4	7.0 3.5	12.0 6.5	15.0 9.5	6.0 3.0	17.0 10.0	ns

AC ELECTRICAL CHARACTERISTICS for 74F622

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		V _{CC} = 5	to +70°C V ±10% 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	1
t _{PLH} t _{PHL}	Propagation delay A _n to B _n	Waveform 1	8.0 1.5	11.0 4.0	12.5 5.5	8.0 1.5	13.5 6.0	ns
t _{PLH} t _{PHL}	Propagation delay B _n to A _n	Waveform 1	7.5 1.5	10.0 3.5	12.0 5.0	7.5 1.5	12.5 5.5	ns
t _{PLH} t _{PHL}	Propagation delay OEBA to A _n	Waveform 3	8.0 6.0	10.5 8.0	12.0 10.0	8.0 6.0	12.5 10.5	ns
t _{PLH}	Propagation delay OEAB to B _n	Waveform 4	10.0 5.0	12.5 7.5	14.5 9.0	10.0 5.0	15.5 9.5	ns


AC WAVEFORMS



Transceivers


FAST 74F621, 74F622

TYPICAL PROPAGATION DELAYS VERSUS LOAD FOR OPEN COLLECTOR OUTPUTS




When using open-collector parts, the value of the pull-up resistor greatly affects the value of the t_{PLH}. For example, changing the pull-up resistor value from 500 Ω to 100Ω will improve the t_{PLH} up to 50% with only slight increase in the t_{PLH} . However, if the pull-up resistor is changed, the user must make certain that the total t_{IL} is of the receivers do not exceed the IoL maximum specification.

TEST CIRCUIT AND WAVEFORMS



- R_L = Load resistor; see AC CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



 $V_{M} = 1.5V$ Input Pulse Definition

FAMILY	INF	PUT PULSE F	REQUIREMENTS			
i Amici	Amplitude	Rep. Rate	tw	^t тьн	t _{THL}	
74F	3.0V	1 MHz	500ns	2.5ns	2.5ns	

853-0381
98171
November 27, 1989
Product Specification


FEATURES

- High-Impedance NPN base inputs for reduced loading (70µA in High and Low states)
- Ideal for applications which require high-output drive and minimal bus loading
- · Inverting version of 'F245
- · Octal bidirectional bus interface
- 3-state buffer outputs sink 64mA and source 15mA

DESCRIPTION

The 74F640 is an octal transceiver featuring inverting 3-state bus compatible outputs in both transmit and receive directions. The B port outputs are capable of sinking.64mA and sourcing 15mA, providing very good capacitive drive characteristics. The device features an Output Enable ($\overline{\rm OE}$) input for easy cascading and Transmit/Receive($\overline{\rm T/R}$) input for direction control. The 3-state outputs, B₀-B₇, have been designed to prevent output bus loading if the power is removed from the device.

PIN CONFIGURATION



FAST 74F640

Transceiver

Octal Bus Transceiver, Inverting (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F640	3.5ns	78mA

CODERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	N74F640N
20-Pin Plastic SOL	N74F640D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₇ B ₀ - B ₇	Data inputs	3.5/0.115	70μΑ/70μΑ
ŌĒ	Output enable input (active Low)	2.0/0.067	40μΑ/40μΑ
T/R	Transmit/Receive input	2.0/0.067	40μΑ/40μΑ
A ₀ - A ₇	A port outputs	150/40	3.0mA/24mA
В ₀ - В ₇	B Port outputs	750/106.7	15mA/64mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)




Transceiver

FAST 74F640


AC ELECTRICAL CHARACTERISTICS

					LIMITS				
SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω	:	v _{cc} =	to +70°C 5V ±10% : 50pF : 500Ω	UNIT	
			Min	Тур	Max	Min	Max	1	
t _{PLH}	Propagation delay A _n to B _n , B _n to A _n	Waveform 1	2.0 1.0	4.5 2.5	7.0 5.0	2.0 1.0	8.0 5.5	ns	
t _{PZH}	Output Enable time to High or Low level	Waveform 2 Waveform 3	5.5 5.5	6.5 7.0	10.5 10.5	5.0 5.0	12.0 11.0	ns	
t _{PHZ}	Output Disable time from High or Low level	Waveform 2 Waveform 3	2.0 2.0	3.5 4.5	6.5 7.0	1.5 2.0	8.0 7.5	ns	آ اــــــــــــــــــــــــــــــــــــ

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



SWITCH POSITION


TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



M Input Pulse Definition

FAMILY	INF	PUT PULSE F	REQUIR	EMENT	S
1 AMIL 1	Amplitude	Rep. Rate	t _w	ᄔ	t _{THL}
74F	3.0V	1MHz	500ns	2.5ns	2.5ns

Document No.	853-0382
ECN No.	98172
Date of issue	November 27, 1989
Status	Product Specification
FAST Products	

FEATURES

- High Impedance NPN base inputs for reduced loading (20µA in High and Low states)
- · Octal bidirectional bus interface
- Common Output Enable for both Transmit and Receive modes
- · Open collector outputs sink 64mA
- · -'F641 Non-Inverting
 - -'F642 Inverting

FAST 74F641, 74F642

Transceivers

74F641 Octal Bus Transceiver With Common Output Enable, Non-Inverting (Open Collector)

74F642 Octal Bus Transceiver With Common Output Enable, Inverting (Open Collector)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F641	8.0ns	69mA
74F642	8.5ns	52mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	N74F641N, N74F642N
20-Pin Plastic SOL	N74F641D, N74F642D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₇ , B ₀ - B ₇	Data inputs	1.0/0.033	20μΑ/20μΑ
T/Ā	Transmit / Receive input	2.0/0.067	40μΑ/40μΑ
OE .	Output Enable inputs	2.0/0.067	40μΑ/40μΑ
A ₀ - A ₇	Data outputs	OC/40	OC /24mA
В ₀ - В ₇	Data outputs	OC/106.7	OC/64mA


NOTE: One (1.0

One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state. OC=Open Collector


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



Transceivers

FAST 74F641, 74F642

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

OVMBO						_1		LIMITS	3	
SYMBOL	PARAME	IEK		TE	ST CONDITIONS	5 .	Min	Typ ²	Max	UNIT
l _{ОН}	High-level outpu	t current		V _{CC} = MIN, V _{IL}	= MAX, V _{IH} = MII	N, V _{OH} =MAX			250	μΑ
			Λ Λ	V _{CC} = MIN,		±10%V _{CC}		0.35	0.50	V
v	Low-level output	valtana	A ₀ -A ₇	V 144V	I _{OL} =24mA	±5%V _{CC}		0.35	0.50	V
VOL	Low-level output	voitage	D D	V _{IH} = MIN	I _{OL} =48mA	±10%V _{CC}	-	0.38	0.55	V
			B ₀ -B ₇		I _{OL} =64mA	±5%V _{CC}		0.42	0.55	V
V _{IK}	Input clamp volta	age		V _{CC} = MIN, I _I	= l _{IK}			-0.73	-1.2	V
	Input current at		T/R, OE	V _{CC} = 0.0V, V	_I = 7.0V				100	μА
1,	maximum input voltag		A _n , B _n	V _{CC} = 5.5V, V	_I = 5.5V				1	mA
	I link I and I am		T/R, ŌĒ						40	μА
IH	High-level input	current	A _n , B _n	V _{CC} = MAX, V	= 2.7V				20	μА
	1 1 1		T/R, ŌE						-40	μА
l _{IL}	Low-level input of	current	A _n , B _n	V _{CC} = MAX, V	1 = 0.5V				-20	μА
		'F641	Іссн		A _n =T/R=4.5V, O	E=GND		60	90	mA
,	Supply current	F041	I _{CCL}		T/R=4.5V, A _n =O	E=GND		78	120	mA
'cc	(total)	15646	I _{CCH}	V _{CC} = MAX	T/R=4.5V, A _n =O A _n =T/R=OE=4.5	V		37	55	mA
		'F642	ICCL		A _n =T/R=4.5V, O	E=GND		67	98	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS for 74F641


					UNIT			
SYMBOL	PARAMETER	TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		
			Min	Тур	Max	Min	Max	unit ns ns
t _{PLH}	Propagation delay A _n to B _n	Waveform 2	6.5 4.0	8.5 6.0	11.5 9.5	6.5 4.0	12.5 11.0	ns
t _{PLH}	Propagation delay B _n to A _n	Waveform 2	6.0 3.5	8.0 5.5	11.5 7.5	6.0 3.5	12.0 8.0	ns
t _{PLH}	Propagation delay OE to An	Waveform 4	7.0 5.0	10.5 7.0	12.5 9.0	7.0 5.0	13.0 10.0	ns
t _{PLH}	Propagation delay OE to B _n	Waveform 4	8.0 5.5	9.0 7.5	12.5 9.5	8.0 5.5	13.5 10.5	ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

Transceivers


FAST 74F641, 74F642



AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



Document No.	853-1124
ECN No.	99393
Date of issue	April 18, 1990
Status	Product Specification
FAST Products	

FEATURES

- Combines 'F245 and two 'F374 type functions in one chip
- High impedance base inputs for reduced loading (70µA in High and Low states)
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
- Controlled ramp outputs for 'F646A/'F648A
- · 3-state outputs
- 300 mil wide 24-pin Slim Dip package

DESCRIPTION

The 74F646/646A and 74F648/648A Transceivers/Registers consist of bus transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable (OE) and DIR pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) pins determine whether data is stored or transfered through the device in real-time. The DIR determines which bus will receive data when the \overline{OE} is active Low. In the isolation mode (\overline{OE} = High), data from Bus A may be stored in the B register and/or

FAST 74F646, 74F646A 74F648, 74F648A Transceivers/Registers

74F646/646A Octal Transceiver/Register, Non-Inverting (3-State) 74F648/648A Octal Transceivers/Register, Inverting (3-State)

TYPE	TYPICAL f MAX	TYPICAL SUPPLY CURRENT (TOTAL)
74F646/648	115MHz	140mA
74F646A/648A	185MHz	105mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
24-Pin Plastic Slim DIP (300mil)	N74F646N, N74F646AN, N74F648N, N74F648AN
24-Pin Plastic SOL ¹	N74F646D, N74F646AD, N74F648D, N74F648AD

NOTE 1: Thermal mounting techniques are recommended except for N74F646A/N74F648A.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₇ , B ₀ - B ₇	A and B inputs	3.5/0.166	70μΑ/70μΑ
CPAB	A-to-B clock input	1.0/0.033	20μΑ/20μΑ
СРВА	B-to-A clock input	1.0/0.033	20μΑ/20μΑ
SAB	A-to-B select input	1.0/0.033	20μΑ/20μΑ
SBA	B-to-A select input	1.0/0.033	20μΑ/20μΑ
DIR	Data flow Directional control enable input	1.0/0.033	20μΑ/20μΑ
ŌĒ	Output Enable input	1.0/0.033	20μΑ/20μΑ
A ₀ - A _{7,} B ₀ - B ₇	Outputs for 'F646A/'F648A	750/80	15mA/48mA
A ₀ - A ₇ , B ₀ - B ₇	Outputs 'F646/'F648	750/106.7	15mA/64mA

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

data from Bus B may be stored in the A register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two busses, A or B may be driven at a time. The following


examples demonstrate the four fundamental bus-management functions that can be performed with the 'F646/646A and 'F648/648A.


Philips Components FAST Products Product Specification

Transceivers/Registers


FAST 74F646, 74F646A, 74F648, 74F648A

PIN CONFIGURATION 'F646/646A 24 VCC CPAB 1 SAB 2 23 CPBA 22 SBA DIR 3 21 OE 20 B₀ 15 Bs 10 A₆ 11 14 Be A₇ GND 12 13 B₇ **TOP VIEW**
















LOGIC SYMBOL(IEEE/IEC)





FAST 74F646, 74F646A, 74F648, 74F648A

FUNCTION TABLE

			INPUTS				DATA	1/0	OPERATING MODE				
	ŌĒ	DIR	CPAB	CPBA	SAB	SBA	A ₀ -A ₇ B ₀ -B ₇		'F646/646A	'F648/648A			
Γ-	Н	Х	1	Х	Х	Х	Input	Unspecified*	Store A, B unspecified*	Store A, B unspecified*			
L	H	X	х	1	Х	X	Unspecified*	Input	Store B, A unspecified*	Store B, A unspecified*			
	H	X	↑ HorL	↑ HorL	×	X	Input			Store A and B data Isolation, hold storage			
	L	L L	X X	X HorL	X X	L H	Output	Input	Real time B data to A bus Stored B data to A bus	Real time B data to A bus Stored B data to A bus			
	L L	H	X H or L	X	L H	X X	Input	Output	Real time A data to B bus Stored A data to B bus	Real time A data to B bus Stored A data to B bus			

H= High voltage level


L= Low voltage level

X=Don't care

↑ =Low-to-High clock transition

*= The data output function may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enable, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
v_{cc}	Supply voltage		-0.5 to +7.0	v
V _{IN}	Input voltage		-0.5 to +7.0	V
I _{IN}	Input current		-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state		-0.5 to +V _{CC}	V
		74F646A, 74F648A	72	mA
оит	Input voltage Input current Voltage applied to output in High output state Current applied to output in Low output state Operating free-air temperature range	74F646, 74F648	128	mA
T _A	Operating free-air temperature range		0 to +70	°C
TSTG	Storage temperature		-65 to +150	°C

FAST 74F646, 74F646A, 74F648, 74F648A

RECOMMENDED OPERATING CONDITIONS

			LIMITS				
SYMBOL	PAR	AMETER	Min	Nom	Max	V V V MA MA MA MA	
v _{cc}	Supply voltage	4.5	5.0	5.5	V		
V _{IH}	High-level input voltage	2.0			٧		
V _{IL}	Low-level input voltage	-		0.8	V		
1 _{IK}	Input clamp current				-18	mA	
Гон	High-level output current				-15	mA	
		74F646A, 74F648A			48	mA	
lor	Low-level output current	74F646, 74F648			64	mA	
т,	Operating free-air temperature rang	e	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	TEST COMPLICATION		.1		LIMITS						
SYMBOL	PARAMETE	:K				ST CONDITIONS	5	Min	Typ ²	Max	UNIT
					Voc = MIN.	Voc = MIN.		2.4			٧
V _{OH}	High-level output volta	age			V _{II} = MAX,	1	±5%V _{CC}	2.7	3.4		٧
				and 'F648 $V_{IH}^{II} = MAX$, $V_{IH}^{II} = MIN$ $I_{OL}^{II} = 64mA$ where $V_{CC}^{II} = MIN$, $I_{I}^{II} = I_{IK}^{III}$ where $V_{CC}^{II} = 0.00$, $V_{I}^{II} = 7.00$ $V_{CC}^{II} = 0.00$, $V_{I}^{II} = 0.00$ $V_{CC}^{II} = 0.00$	±10%V _{CC}	2.0			٧		
				All		I _{OL} = 48mA	±10%V _{CC}		0.38	0.55	٧
V _{OL}	Low-level output volta	'F		and 'F648	V _{IL} = MAX, V _{IH} = MIN	I _{OL} = 64mA	±5%V _{CC}		0.42	0.55	V
V _{IK}	Input clamp voltage								-0.73	-1.2	٧
	Input current at	Input current at others			V _{CC} = 0.0V, V _I	= 7.0V				100	μА
',	maximum input voltag	je	A _o -A	, B ₀ -B ₇	V _{CC} = MAX, V _I = 5.5V					1	mA
I _{IH}	High-level input curre	nt		Ē, DIR	V _{CC} = MAX, V					20	μА
I _{IL}	Low-level input currer	nt		B, CPBA B, SBA	V _{CC} = MAX, V	= 0.5V				-20	μА
ozh ^{+ l} ih	Off-state output curre High-level voltage ap	output current,			V _{CC} = MAX, V	V _{CC} = MAX, V _O = 2.7V				70	μА
	Off-state output curre Low-level voltage app		70-7	7, 00-07						-70	μА
los	Short-circuit output cu	urrent ³	'F64	6, 'F648				-100		-225	mA
l _o	Output current ⁴			646A, 648A	V _{CC} = MAX, V	O = 2.25V		-60		-150	mA
				ССН				T	125	165	mA
		'F6		ICCL					160	210	mA
			-	l _{ccz}	V 144V				135	160	mA
l _{CC}	Supply current (total)			Іссн	V _{CC} = MAX				100	145	mA
			'F646A 'F648A						110	155	mA
									105	155	mA

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

4. The output condition has been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

FAST 74F646, 74F646A, 74F648, 74F648A

	PARAMETER							
SYMBOL		TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		T _A = 0°C V _{CC} = 5 C _L = R _L =	UNIT	
			Min	Тур	Max	Min	Max	MHz ns ns ns
f _{MAX}	Maximum clock frequency	Waveform 1	100	115		90		MHz
t _{PLH}	Propagation delay CPAB or CPBA to An or Bn	Waveform 1	5.5 5.5	7.5 8.0	10.0 10.0	5.0 5.0	11.5 11.0	ns
t _{PLH} t _{PHL}	Propagation delay A _n to B _n or B _n to A _n	Waveform 2	4.0 4.0	6.0 6.5	9.0 8.0	4.0 4.0	10.0 10.0	ns
t _{PLH} t _{PHL}	Propagation delay SAB or SBA to A _n or B _n	Waveform 2, 3	5.0 5.0	7.0 6.5	8.5 8.5	4.5 4.5	10.5 9.5	ns
t _{PZH} t _{PZL}	Output Enable time OE to A _n or B _n	Waveform 5 Waveform 6	5.0 6.5	7.0 8.5	10.0 11.0	4.5 6.0	11.0 12.5	ns
t _{PZH} t _{PZL}	Output Enable time DIR to An or Bn	Waveform 5 Waveform 6	4.5 6.0	6.5 8.5	9.0 11.0	4.0 5.5	10.0 12.5	ns
t _{PHZ} t _{PLZ}	Output Disable time OE to An or Bn	Waveform 5 Waveform 6	6.5 6.5	9.0 9.0	11.5 11.5	6.0 6.0	12.5 13.5	ns
t _{PHZ}	Output Disable time DIR to A _n or B _n	Waveform 5 Waveform 6	5.5 5.5	8.5 8.5	11.0 11.0	4.5 5.0	13.0 12.5	ns

AC SETUP REQUIREMENTS for 74F646

		TEST CONDITION						
SYMBOL	PARAMETER		: .	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_L = 50 \text{pF}$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	1
t _s (H) t _s (L)	Setup time, High or Low An or Bn to CPAB or CPBA	Waveform 4	4.5 4.5			5.0 5.0		ns
tր(H) tր(L)	Hold time, High or Low An or Bn to CPAB or CPBA	Waveform 4	0	-	<u>.</u>	0		ns
t _w (H) t _w (L)	Pulse width, High or Low CPAB or CPBA	Waveform 1	4.0 6.0			4.0 6.0		ns

FAST 74F646, 74F646A, 74F648, 74F648A

AC ELECTRICAL CHARACTERISTICS for 74F648

		TEST CONDITION			LIMITS			
SYMBOL	PARAMETER			T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		T _A = 0°C V _{CC} = 5 C _L = R _L =	UNIT	
			Min	Тур	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	100	115		90		MHz
t _{PLH}	Propagation delay CPAB or CPBA to A _n or B _n	Waveform 1	5.0 5.0	7.0 7.5	9.5 9.5	4.5 4.5	11.0 11.0	ns
t _{PLH} t _{PHL}	Propagation delay A, to B, or B, to A,	Waveform 3	3.0 4.0	6.0 6.0	8.5 8.5	2.5 3.5	9.5 9.5	ns
t _{PLH} t _{PHL}	Propagation delay SAB or SBA to An or Bn	Waveform 2, 3	4.5 4.5	7.0 6.5	8.5 8.5	4.5 4.5	10.5 9.5	ns
t _{PZH} t _{PZL}	Output Enable time OE to A _n or B _n	Waveform 5 Waveform 6	4.5 6.0	7.0 8.5	10.0 11.0	4.5 5.5	11.0 12.5	ns
t _{PZH} t _{PZL}	Output Enable time DIR to An or Bn	Waveform 5 Waveform 6	4.5 6.0	7.0 8.5	10.0 11.0	4.0 5.5	11.0 12.5	ns
t _{PHZ}	Output Disable time OE to An or Bn	Waveform 5 Waveform 6	6.0 6.0	9.0 8.5	11.5 12.0	6.0 6.0	12.5 13.5	ns
t _{PHZ}	Output Disable time DIR to A _n or B _n	Waveform 5 Waveform 6	5.0 5.0	9.0 9.0	12.5 12.5	4.5 5.0	14.0 14.0	ns

AC SETUP REQUIREMENTS for 74F648

SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		$T_{A} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50\text{pF}$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	1
t _s (H) t _s (L)	Setup time, High or Low An or Bn to CPAB or CPBA	Waveform 4	4.0 4.0			5.0 5.0		ns
t _ր (H) t _ր (L)	Hold time, High or Low An or Bn to CPAB or CPBA	Waveform 4	0			0		ns
t (H) t (L)	Pulse width, High or Low CPAB or CPBA	Waveform 1	3.5 6.5			4.0 7.0	-	ns

April 18, 1990 112

FAST 74F646, 74F646A, 74F648, 74F648A

AC ELECTRICAL CHARACTERISTICS for 74F646A

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		V _{CC} = 5 C ₁ =	to +70°C V ±10% 50pF 500Ω	UNIT
		·	Min	Тур	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	165	185		150		MHz
t _{PLH}	Propagation delay CPAB or CPBA to A _n or B _n	Waveform 1	5.5 4.5	7.0 7.0	10.0 9.5	4.5 4.0	11.0 10.0	ns
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	Waveform 2	4.0 2.0	6.0 5.0	9.0 8.0	3.5 2.0	10.0 8.0	ns
t _{PLH} t _{PHL}	Propagation delay SAB or SBA to An or Bn	Waveform 2, 3	4.5 3.5	6.5 8.0	9.5 10.0	4.0 3.0	10.0 11.5	ns
t _{PZH} t _{PZL}	Output Enable time OE to An or Bn	Waveform 5 Waveform 6	3.0 3.0	5.5 5.5	9.0 9.0	2.5 2.5	10.0 10.0	ns
t _{PZH} t _{PZL}	Output Enable time DIR to An or Bn	Waveform 5 Waveform 6	3.0 3.5	5.0 6.0	8.0 8.5	3.0 3.0	8.5 9.5	ns
t _{PHZ} t _{PLZ}	Output Disable time OE to An or Bn	Waveform 5 Waveform 6	1.5 2.5	4.0 5.5	6.5 8.0	1.0 2.0	8.0 9.5	ns
t _{PHZ} t _{PLZ}	Output Disable time DIR to A _n or B _n	Waveform 5 Waveform 6	2.0 3.0	4.5 5.0	7.5 8.0	1.5 2.0	8.5 8.5	ns

AC SETUP REQUIREMENTS for 74F646A

				-	LIMITS			
SYMBOL	PARAMETER	TEST CONDITION		$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$		V _{CC} = 5	to +70°C 5V ±10% 50pF 500Ω	UNIT
			Min	Тур	Max Min I	Max		
t _s (H) t _s (L)	Setup time, High or Low An or Bn to CPAB or CPBA	Waveform 4	3.5 4.0			4.0 4.5		ns
t _ր (H) t _ր (L)	Hold time, High or Low An or Bn to CPAB or CPBA	Waveform 4	0			0		ns
t _w (H) t _w (L)	Pulse width, High or Low CPAB or CPBA	Waveform 1	3.5 3.5			4.5 4.0		ns

FAST 74F646, 74F646A, 74F648, 74F648A

AC ELECTRICAL CHARACTERISTICS for 74F648A


					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		T _A = 0°C V _{CC} = 5 C _L = R _L =	UNIT	
			Min	Тур	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	160	185		135		MHz
t _{PLH}	Propagation delay CPAB or CPBA to A _n or B _n	Waveform 1	5.0 5.5	7.0 7.5	9.5 10.0	4.5 4.5	10.5 10.5	ns
t _{PLH}	Propagation delay An to Bn or Bn to An	Waveform 3	2.5 4.0	4.5 6.0	7.5 8.5	2.0 4.0	8.5 9.5	ns
t _{PLH} t _{PHL}	Propagation delay SAB or SBA to A _n or B _n	Waveform 2, 3	4.0 4.5	7.0 7.0	9.5 9.5	3.5 4.5	11.5 10.0	ns
t _{PZH}	Output Enable time OE to A _n or B _n	Waveform 5 Waveform 6	3.5 4.5	6.5 6.5	10.0 10.0	3.5 4.0	11.0 11.5	ns
t _{PZH} t _{PZL}	Output Enable time DIR to A _n or B _n	Waveform 5 Waveform 6	3.5 4.0	5.5 6.5	8.5 9.5	3.0 4.0	9.0 10.0	ns
t _{PHZ}	Output Disable time OE to A _n or B _n	Waveform 5 Waveform 6	2.5 4.0	4.0 6.5	6.5 9.0	2.0 3.5	8.0 10.0	ns
t _{PHZ}	Output Disable time DIR to A _n or B _n	Waveform 5 Waveform 6	2.5 2.5	5.0 5.0	8.5 8.0	2.0 2.5	9.0 9.0	ns

AC SETUP REQUIREMENTS for 74F648A


					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION		$ \begin{array}{lll} T_A = +25^{\circ}C & T_A = 0^{\circ}C \ \text{to} \ +70^{\circ}C \\ V_{CC} = 5V & V_{CC} = 5V \pm 10\% \\ C_L = 50\text{pF} & C_L = 50\text{pF} \\ R_L = 500\Omega & R_L = 500\Omega \end{array} $		5V ±10% 50pF	UNIT	
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low An or Bn to CPAB or CPBA	Waveform 4	4.0 4.0			4.5 4.5		ns
t _n (H) t _n (L)	Hold time, High or Low An or Bn to CPAB or CPBA	Waveform 4	0			0		ns
t _w (H)	Pulse width, High or Low CPAB or CPBA	Waveform 1	3.5 3.5			4.0 3.5		ns

FAST 74F646, 74F646A, 74F648, 74F648A

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



Document No.	853-1126
ECN No.	98640
Date of issue	January 29, 1990
Status	Product Specification

FAST 74F651, 74F651A 74F652, 74F652A Transceivers/Registers

74F651/74F651A Octal Transcelver/Register, Inverting (3-State) 74F652/74F652A Octal Transcelver/Register, Non-Inverting (3-State)

FEATURES

- Combines 'F245 and two 'F374 type functions in one chip
- High impedance base inputs for reduced loading (70µA in High and Low states)
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
- · 3-state outputs

ТҮРЕ	TYPICAL f MAX	TYPICAL SUPPLY CURRENT (TOTAL)
74F651/74F652	110MHz	140mA
74F651A/74F652A	175MHz	110mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
24-Pin Plastic Slim Dip (300mil) ¹	N74F651N, N74F652N
24-Pin Plastic Slim Dip (300mil)	N74F651AN, N74F652AN
24-Pin Plastic SOL ¹	N74F651AD, N74F652AD

NOTE 1:

Thermal mounting techniques are recommended.

DESCRIPTION

The 74F651/74F651A and 74F652/74F652A Transceivers/ Registers consist of bus transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable (OEAB, OEBA) and Select (SAB, SBA) pins are provided for bus management.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₇	A inputs	3.5/0.116	70μΑ/70μΑ
B ₀ - B ₇	B inputs	3.5/0.116	70μΑ/70μΑ
CPAB	A-to-B clock input	1.0/0.033	20μΑ/20μΑ
CPBA	B-to-A clock input	1.0/0.033	20μΑ/20μΑ
SAB	A-to-B select input	1.0/0.033	20μΑ/20μΑ
SBA	B-to-A select input	1.0/0.033	20μΑ/20μΑ
OEAB	A-to-B Output Enable input	1.0/0.033	20μΑ/20μΑ
OEBA	B-to-A Output Enable input	1.0/0.033	20μΑ/20μΑ
A ₀ - A ₇ , B ₀ - B ₇	A outputs ('F651, 'F652)	750/106.7	15mA/64mA
A ₀ - A ₇ , B ₀ - B ₇	B outputs ('F651A, 'F652A)	750/80	15mA/48mA

NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

FAST 74F651, 74F652, 74F651A, 74F652A


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)




The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'F651/651A and 'F652/652A.


The select pins determine whether data is stored or transferred through the device in real time.


The Output Enable pins determine the direction of the data flow.

LOGIC SYMBOL





LOGIC SYMBOL(IEEE/IEC)






LLXXXL





X X

X




L X X

L H

FAST 74F651, 74F652, 74F651A, 74F652A

LOGIC DIAGRAM



FUNCTION TABLE

		INPUT	S			DAT	A I/O	OPERATI	NG MODE	
OEAB	OEBA	CPAB	СРВА	SAB	SBA	A _n	B _n	'F651/651A	'F652/652A	
L	Н	H or L	H or L	Х	Х			Isolation	Isolation	
L	н	1	1	Х	X	Input	Input	Store A and B data	Store A and B data	
Х	Н	1	H or L	х	х	Input	Unspecified*	Store A, Hold B	Store A, Hold B	
Н	Н	1	1	L	Х	Input	Output	Store A in both registers	Store A in both registers	
L	×	H or L	1	X	Х	Unspecified*	Input	Hold A, Store B	Hold A, Store B	
L	L	1	1	Х	L	Output	Input	Store B in both registers	Store B in both registers	
L	L	Х	Х	Х	L	Output	Input	Real time B data to A bus	Real time B data to A bus	
L	L	X	H or L	Х	Н	Culput	mpat	Stored B data to A bus	Stored B data to A bus	
Н	Н	X	X	L	Х	locut	Output	Real time A data to B bus	Real time A data to B bus	
Н	Н	HorL	X	Н	X	Input	Culput	Stored A data to B bus	Stored A data to B bus	
н	L	H or L	H or L	Н	н	Output	Output	Stored A data to B bus Stored B data to A bus	Stored A data to B bus Stored B data to A bus	

NOTES:

H= High voltage level

L= Low voltage level
*= The data output function may be enabled or disabled by various signals at the OEBA and OEAB inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock. \uparrow =Low-to-High clock transition

X=Don't care

FAST 74F651, 74F652, 74F651A, 74F652A

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
v _{cc}	Supply voltage		-0.5 to +7.0	٧
V _{IN}	Input voltage		-0.5 to +7.0	V
I _{IN}	Input current		-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state		-0.5 to +V _{CC}	V
	Current applied to output in Low output state	'F651, 'F652	128	mA
'OUT	Outlett applied to output in Low output state	'F651A, 'F652A	72	V V mA V
TA	Operating free-air temperature range		0 to +70	°C
T _{STG}	Storage temperature		-65 to +150	•€

RECOMMENDED OPERATING CONDITIONS

OVALDO		PARAMETER				
SYMBOL	PAHAI	MEIER	Min	Nom	Max	UNIT
v _{cc}	Supply voltage		4.5	5.0	5.5	٧
V _{IH}	High-level input voltage		2.0			٧
V _L	Low-level input voltage			0.8	٧	
I _{IK}	Input clamp current				-18	mA
Гон	High-level output current				-15	mA
loL	Low-level output current	'F651, 'F652			64	mA
OL	•			48	mA	
T _A	Operating free-air temperature range		0		70	°C

FAST 74F651, 74F652, 74F651A, 74F652A

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMET	ER		TE	TEST CONDITIONS ¹				Max	UNIT
	High-level output voltage			V _{CC} = MIN,		±10%V _{CC}	2.4			·V
v_{OH}				$V_{II} = MAX,$	I _{OH} =-3mA	±5%V _{CC}	2.7	3.3		٧
				V _{IH} = MIN	I _{OH} =-15mA	±10%V _{CC}	2.0			٧
				V _{CC} = MIN,	I -MAY	±10%V _{CC}			0.55	٧
V _{OL}	Low-level output vo	oitage		V _{IL} = MAX, V _{IH} = MIN	I _{OL} =MAX	±5%V _{CC}		0.42	0.55	v
V _{IK}	Input clamp voltage			V _{CC} = MIN, I	= 1 _{IK}			-0.73	-1.2	٧
	Input current at maximun		others	V _{CC} =0.0V, V _I	= 7.0V	= 7.0V			100	μА
1	input voltage A_0 - A_7 , B_0 - B_7			V _{CC} =5.5V, V _I	= 5.5V				1	mA
I _{IH}	High-level input cu		AB, OEBA,	V _{CC} =MAX, V _I = 2.7V					20	μА
I _{IL}	Low-level input cur	Low-level input current SAB, SBA			= 0.5V				-20	μА
I _{IH} +I _{OZH}	Off-state output cu High-level voltage		AA	V_{CC} =MAX, V_{i} = 2.7V V_{CC} =MAX, V_{i} = 0.5V V_{CC} =MAX					70	μА
l _{IL} +l _{OZL}	Off-state output cu		A ₀ -A ₇ , B ₀ -B ₇						-70	μА
los	Short circuit output		74F651 74F652				-100		-225	mA
l _o	Output current ⁴		74F651A 74F652A	V _{CC} =MAX, V	o=2.25V		-60		-160	mA
			Гссн					110 140 ⁵	155 185 ⁵	m/
		74F651 74F652	ICCL					155 165 ⁵	200 240 ⁵	m/
			I _{ccz}					130	175	mA
^l cc	Supply current (total) 74F651A 74F652A		I _{CCH}	V _{CC} =MAX				105	145	mA
							115	165	mA	
	74F652A CCL							115	160	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

^{4.} IO is tested under conditions that produce current approximately one half of the true short-circuit output current (IOS).

^{5.} These values are for worst case only. Worst case is defined as all (16) I/O pins selected as outputs. When using worst case conditions thermal mounting is required.

FAST 74F651, 74F652, 74F651A, 74F652A

AC ELECTRICAL CHARACTERISTICS for 74F651/74F652

				LIMITS					
SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{1} = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	1	
f _{MAX}	Maximum clock frequency	Waveform 1	90	110		80		MHz	
t _{PLH}	Propagation delay CPAB or CPBA to An or Bn	Waveform 1	5.0 5.5	7.0 7.5	10.5 11.0	4.5 5.0	12.5 12.0	ns	
t _{PLH}	Propagation delay A _n or B _n to B _n or A _n	Waveform 2, 3	3.0 3.0	6.0 6.0	10.0 9.0	2.5 3.0	12.0 10.0	ns	
t _{PLH}	Propagation delay SAB or SBA to A _n or B _n	Waveform 2, 3	4.0 4.0	7.0 6.5	10.0 9.5	4.0 4.0	12.5 10.0	ns	
t _{PZH} t _{PZL}	Output Enable time OEAB or OEBA to A _n or B _n	Waveform 7 Waveform 8	4.0 6.0	7.0 10.5	10.0 12.0	3.5 5.5	11.0 13.0	ns	
t _{PHZ}	Output Disable time OEAB or OEBA to An or Bn	Waveform 7 Waveform 8	4.5 4.5	9.5 9.0	13.0 13.0	4.0 4.0	14.5 15.5	ns	

AC SETUP REQUIREMENTS for 74F651/74F652

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		V _{CC} = 5	to +70°C V ±10% 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low An or Bn to CPAB or CPBA	Waveform 4	4.0 4.0			5.0 5.0		ns
t _h (H) t _h (L)	Hold time, High or Low An or Bn to CPAB or CPBA	Waveform 4	0			0		ns
t _s (H) t _s (L)	Setup time, High or Low OEBA to OEBA	Waveform 5, 6	5.0 5.0			5.0 5.0		ns
t _h (H) t _h (L)	Hold time, High or Low OEBA to OEBA	Waveform 5, 6	0			0		ns
t _w (H) t _w (L)	Pulse width, High or Low CPAB or CPBA	Waveform 1	4.5 6.5			4.5 6.5		ns

Note: 1. Setup time is to protect against current surge caused by enabling 16 outputs (64mA per output) simultaneously.

FAST 74F651, 74F652, 74F651A, 74F652A

AC ELECTRICAL CHARACTERISTICS for 74F651A/74F652A

						LIMITS			
SYMBOL			TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
				Min Typ	Max	Min	Max		
f _{MAX}			Waveform 1	155	175		140		MHz
t _{PLH} Propa	Propagation delay	'F651A	Manafara 4	4.5 5.5	7.0 7.5	10.0 10.5	4.0 5.0	11.0 11.0	ns
	CPAB or CPBA to An or Bn	'F652A	Waveform 1	5.0 5.0	7.5 7.0	10.0 10.0	4.5 4.5	11.5 10.5	ns
t _{PLH}	Propagation delay	'F651A	W	2.5 4.0	4.5 6.5	7.5 9.0	2.0 4.0	8.5 10.0	ns
t _{PHL}	A _n or B _n to B _n or A _n	'F652A	Waveform 2, 3	4.0 3.0	6.0 5.0	9.0 8.0	3.5 2.5	10.0 8.5	ns
t _{PLH}	Propagation delay	'F651A	Woudow 0.0	4.0 5.0	7.0 7.0	10.0 10.0	3.5 4.5	12.0 10.0	ns
t _{PHL}	SAB or SBA to An or Bn 'F652A		Waveform 2, 3	4.5 4.0	7.0 8.0	10.0 10.0	4.0 4.0	11.0 11.5	ns
t _{PZH}	Output Enable time OEAB or OEBA to An or Bn		Waveform 7 Waveform 8	3.0 3.5	5.0 6.0	8.0 8.5	2.5 3.0	8.5 9.0	ns
t _{PHZ}	Output Disable time OEAB or OEBA to An or Bn		Waveform 7 Waveform 8	1.5 2.5	4.0 6.0	7.0 8.5	1.0 2.0	7.5 9.0	ns


AC SETUP REQUIREMENTS for 74F651A/74F652A

SYMBOL	PARAMETER	TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
			Min	Тур	Max	Max Min		7
t _s (H) t _s (L)	Setup time, High or Low An or Bn to CPAB or CPBA	Waveform 4	3.5 4.0			4.0 4.5		ns
t _h (H) t _h (L)	Hold time, High or Low An or Bn to CPAB or CPBA	Waveform 4	0			0		ns
t _s (H) t _s (L)	Setup time, High or Low OEBA to OEAB or OEAB to OEBA	Waveform 5, 6	5.0 5.0			5.0 5.0	12 TH 1	ns
t _h (H) t _h (L)	Hold time, High or Low OEBA to OEAB or OEAB to OEBA	Waveform 5, 6	0			0		ns
t _w (H) t _w (L)	Pulse width, High or Low CPAB or CPBA	Waveform 1	4.0 3.5			4.5 4.0		ns


Note: 1.Setup time is to protect against current surge caused by enabling 16 outputs (64mA per output) simultaneously.

FAST 74F651, 74F652, 74F651A, 74F652A

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

R_I = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generalises.

FAMILY	INPUT PULSE REQUIREMENTS								
	Amplitude	Rep. Rate	tw	t _{TLH}	t _{THL}				
74F	3.0V	1 MHz	500ns	2.5ns	2.5ns				

Input Pulse Definition

Document No.	853-0383
ECN No.	99141
Date of issue	March 19, 1990
Status	Product Specification

FAST 74F655A, 74F656A Buffers/Drivers

74F655A Octal Buffer/Driver With Parity, Inverting (3-State)

74F656A Octal Buffer/Driver With Parity, Non-Inverting (3-State)

FEATURES

- Significantly improved AC performance over 'F655 and 'F656
- High impedance NPN base inputs for reduced loading (40μA in High and Low states)
- Ideal in applications where high output drive and light bus loading are required (I_{IL} is 40μA vs FAST std of 600μA)
- 'F655A combines 'F240 and 'F280A functions in one package
- 'F656A combines 'F244 and 'F280A functions in one package
- 'F655A Inverting
 'F656A Non-Inverting
- 3-state outputs sink 64mA and source 15mA
- 24-pin plastic Slim DIP (300mil) package
- Inputs on one side and outputs on the other side simplifies PC board layout
- Combined functions reduce part count and enhance system performance

Industrial temperature range available (-40°C to +85°C)

DESCRIPTION

The 74F655A and 74F656A are octal buffers and line drivers with parity generation/checking designed to be employed as memory address drivers, clock drivers, and bus-oriented transmitters/receivers. These parts include parity generator/checker to improve PC board density.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F655A	6.5ns	64mA
74F656A	6.5ns	64mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10% T _A = 0°C to +70°C	INDUSTRIAL RANGE V _{CC} = 5V±10% T _A = -40°C to +85°C	
24-Pin Plastic Slim DIP (300mil)	N74F655AN, N74F656AN	174F655AN, 174F656AN	
24-Pin Plastic SOL	N74F655AD, N74F656AD	174F655AD, 174F656AD	<u>_</u> _i

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₇	Data inputs	2.0/0.066	40μΑ/40μΑ
PI	Parity input	1.0/0.033	20μΑ/20μΑ
OE ₀ , OE ₁ , OE ₂	Output Enable inputs (active Low)	1.0/0.033	20μΑ/20μΑ
Σ_{E}, Σ_{O}	Parity outputs	750/106.7	15mA/64mA
¯a₀- ¯a ₇	Data outputs ('F655A)	750/106.7	15mA/64mA
Q ₀ - Q ₇	Data outputs ('F656A)	750/106.7	15mA/64mA

NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

Buffers/Drivers

FAST 74F655A, 74F656A

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER			TEST CONDITIONS ¹				LIMITS		
01111002	T Allan			•	LOT CONDITION		Min	Typ ²	Max	UNIT
						±10%V _{CC}	2.4			V
V _{ОН}	High-level out	tput voltage		$V_{CC} = MIN,$ $V_{IL} = MAX,$ $V_{IH} = MIN$	I _{OH} =-3mA	±5%V _{CC}	2.7	3.3		V
		w-level output voltage $ \begin{array}{c} V_{CC} = MIN, \\ V_{IL} = MAX, \\ V_{IH} = MIN \\ \end{array} $ out clamp voltage $ \begin{array}{c} V_{CC} = MIN, \\ V_{CC} = MIN, \\ \end{array} $ out current at maximum input voltage $ \begin{array}{c} V_{CC} = 0.0V, \\ \end{array} $	VIH = MIN	I _{OH} =-15mA	±10%V _{CC}	2.0			V	
						±10%V _{CC}			0.55	V
V _{OL}	Low-level out	put voltage		V _{IL} = MAX, V _{IH} = MIN	I _{OL} =64mA	±5%V _{CC}		0.42	0.55	V
V _{IK}	input clamp v	oltage		V _{CC} = MIN, I _I = I _{IK}				-0.73	-1.2	V
I Input current at maximum input voltage	V _{CC} = 0.0V, V _I = 7.0V					100	μΑ			
		Commercial	D _n						40	μА
I _{IH}	Input current Industrial D _n	PI, $\overline{\text{OE}}_{n}$	$V_{CC} = MAX, V_1 = 2.7V$					20	μΑ	
TH								80	μΑ	
		range	PI, ŌĒ						40	μΑ
IIL	Low-level inp	ut current	D _n	V _{CC} = MAX, V	', = 0.5V				-40	μΑ
IL			PI, ŌĒ	CC					-20	μΑ
I _{OZH}	Off-state outp High-level vol			V _{CC} = MAX, V	o = 2.7V				50	μА
l _{OZL}	Off-state outp Low-level volt			V _{CC} = MAX, V	o = 0.5V				-50	μА
los	Short-circuit output current ³	V _{CC} = MAX			-100		-225	mA		
						50	80	m.A		
l _{cc}	Supply currer	nt (total)	I _{CCL}	$V_{CC} = MAX$				78	110	mA
			I _{ccz}					83	90	mA

NOTES:

125 March 19, 1990

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

Buffers/Drivers


FAST 74F655A, 74F656A

L____J


AC ELECTRICAL CHARACTERISTICS

							LIM	IITS			
SYMBOL	PARAMETER		TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R ₁ = 500Ω		$T_A = -40$ °C to +85°C $V_{CC} = 5V \pm 10$ % $C_L = 50$ pF $R_1 = 500\Omega$		UNIT
				Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	D A- O FDDDA		2.0 1.0	4.5 2.5	6.5 4.0	2.0 1.0	7.5 4.5	2.0 1.0	8.5 5.5	ns	
t _{PLH}	Propagation delay D _n to Q _n	'F656A	Waveform 1	2.0 2.5	4.0 5.5	6.5 7.0	2.0 2.5	7.0 7.5	2.0 2.5	8.0 9.0	ns
t _{PLH}	Propagation delay D_n to Σ_E , Σ_O		Waveform 1, 2	5.5 5.5	10.0 11.0		5.5 5.5	14.0 16.5	4.5 5.5	16.5 18.0	ns
^t PZH ^t PZL	Output Enable time to High or Low level		Waveform 3 Waveform 4	4.0 4.0	7.0 8.0	10.5 11.0	4.0 4.0	11.5 12.0	3.0 4.0	13.0 13.5	ns
t _{PHZ}	Output Disable time from High or Low level	1	Waveform 3 Waveform 4	1.5 2.0	4.5 5.0	8.0 8.0	1.5 2.0	9.0 9.0	1.5 1.5	10.0 10.0	ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



SWITCH POSITION


TEST	SWITCH			
t _{PLZ}	closed			
tPZL	closed			
All other	open			

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



V_M = 1.5V Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS					
	Amplitude	Rep. Rate	t _w	t _{TLH}	t _{THL}	
74F	3.0V	1 MHz	500ns	2.5ns	2.5ns	

Document No.	853-1125
ECN No.	
Date of issue	, 1990
Status	Product Specification
FAST Products	1 Todat opodioacon


FEATURES

- Combines 74F245 and 74F280A functions in one package
- · High impedance base input for reduced loading (70µA in High and Low states)
- · Ideal in applications where High output drive and light bus loading are required (IIL is 70µA vs FAST std of 600µA)
- · 3-state buffer outputs sink 64mA and source 15 mA
- · Input diodes for termination effects
- · 24-pin plastic Slim Dip (300mil) package
- · Industrial temperature range available (-40°C to +85°C)

DESCRIPTION

The 74F657 is an octal transceiver featuring non-inverting buffers with 3-state outputs and an 8-bit parity generator/ checker, and is intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 24mA at the A ports and 64mA at the B ports. The Transmit/Receive (T/R) input determines the direction of the data flow through the bidirectional transceivers.

PIN CONFIGURATION



FAST 74F657

Transceivers

74F657 Octal Transceivers With 8-Bit Parity Generator/Checker (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F657	8.0ns	100mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10% T _A = 0°C to +70°C	INDUSTRIAL RANGE V _{CC} = 5V±10% T _A = -40°C to +85°C
24-Pin Plastic Slim DIP (300mil)	N74F657N	174F657N
24-Pin Plastic SOL	N74F657D	174F657D


NOTE:


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₇	A ports 3-state inputs	3.5/0.117	70μΑ/70μΑ
B ₀ - B ₇	B ports 3-state inputs	3.5/0.117	70μ Α /70μ Α
PARITY	Parity input	3.5/0.117	70μΑ/70μΑ
T/R	Transmit/Receive input	2.0/0.066	40μΑ/40μΑ
ODD/EVEN	Parity select input	1.0/0.033	20μΑ/20μΑ
ŌĒ	Output Enable input (active Low)	2.0/0.066	40μΑ/40μΑ
A ₀ - A ₇	A port 3-state outputs	150/40	3.0mA/24mA
B ₀ - B ₇	B port 3-state outputs	750/106.7	15mA/64mA
PARITY	Parity output	750/106.7	15mA/64mA
ERROR	Error output	750/106.7	15mA/64mA

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

LOGIC SYMBOL(IEEE/IEC) **LOGIC SYMBOL**





^{1.} Thermal mounting techniques are recommended.

Philips Components FAST Products Product Specification

Transceiver FAST 74F657

Transmit (active-High) enables data from A ports to B ports; Receive (active-Low) enables data from B ports to A ports. The Output Enable (\overline{OE})input disables both the A and B ports by placing them in a high impedance condition when the \overline{OE} input is High. The parity select (ODD/ \overline{EVEN}) input gives the user the option of odd or even parity systems. The parity (PARITY) pin is an output from the generator/checker when transmitting from the port A to B ($\overline{T/R}$ =High) and an input when receiving from port B to A port ($\overline{T/R}$ =Low). When transmitting ($\overline{T/R}$ =High)

the parity select (ODD/EVEN) input is set, then the A port data is polled to determine the number of High bits. The parity (PARITY) output then goes to the logic state determined by the parity select (ODD/EVEN) setting and by the number of High bits on port A. For example, if the parity select (ODD/EVEN) is set Low (even parity), and the number of High bits on port A is odd, then the parity (PARITY) output will be High, transmitting even parity. If the number of High bits on port A is even, then the parity (PARITY) output will be Low, keeping even parity. When in

receive mode (T/R=Low) the B port is polled to determine the number of High bits. If parity select (ODD/EVEN) is Low (even parity) and the number of Highs on port B is:

(1) odd and the parity (PARITY) input is High, then ERROR will be High, signifying no error.

(2) even and the parity (PARITY) input is High, then ERROR will be asserted Low, indicating an error.

FUNCTION TABLE

NUMBER OF INPUTS THAT ARE HIGH		INPL	ITS	INPUT/ OUPUT	оитритѕ		
	ŌĒ	T/R	ODD/EVEN	PARITY	ERROR	OUTPUTS MODE	
	L	н	н	н	Z	Transmit	
0, 2, 4, 6, 8	L	н	L	L	Z	Transmit	
	L	L	н	H	Н	Receivet	
	L	L	н	L	L	Receive	
	L	L	L	н	L	Receivet	
	L	L	L	L	н	Receivett	
	L	Н	Н	L	Z	Transmit	
	L	н	L	н	Z	Transmit	
1057	L	L	н	н	L	Receivet	
1, 3, 5, 7	L	L	н	L	н	Receive	
	L	L	L	н	Н	Receivet	
	L	L	L	L	L	Receivett	
Don't care	Н	Х	Х	Z	Z	3-state	

H = High voltage level

May 25, 1990


L = Low voltage level

X = Don't care

Z = High impedance "off" state

Transceiver FAST 74F657

LOGIC DIAGRAM



Transceiver FAST 74F657

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
v _{cc}	Supply voltage		-0.5 to +7.0	V
V _{IN}	Input voltage		-0.5 to +7.0	V
IN	Input current	-30 to +5	mA	
V _{OUT}	Voltage applied to output in High output state		-0.5 to +V _{CC}	V
	Current applied to output in Low output state	A ₀ -A ₇	48	mA
¹out	Content applied to Couput in Low Output state	B ₀ -B ₇ , PARITY, ERROR	128	mA
T _A	Operating free-air temperature range	Commercial range	0 to +70	°C
·A	Operating nee-all temperature range	Industrial range	-40 to +85	°C
T _{STG}	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

CVMPOL	DADAM			LIMITS		
SYMBOL	PARAMI	ETER	Min	Nom	Max	UNIT
v _{cc}	Supply voltage		4.5	5.0	5.5	v
V _{IH}	High-level input voltage		2.0			٧
V _{IL}	Low-level input voltage				0.8	V
I _{IK}	Input clamp current				-18	mA
	High level autout	A ₀ -A ₇			-3	mA
'он	High-level output current	B ₀ -B ₇ , PARITY, ERROR			-15	mA
	Law laval autout aumant	A ₀ -A ₇			24	mA
OL	Low-level output current	B ₀ -B ₇ , PARITY, ERROR			64	mA
_	Opposition from air town and the second	Commercial range	0		70	°C
T _A	Operating free-air temperature range	Industrial range	-40		85	°C

May 25, 1990 130

Transceiver

FAST 74F657

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

						LIMITS			
SYMBOL	PARAMETER		,	TEST CONDITIONS	3 '	Min	Typ ²	Max	UNIT
		All		0 44.5	±10%V _{CC}	2.4			V
		All outputs		I _{OH} =-3mA ^{4,5}	±5%V _{CC}	2.7	3.4		٧
,	High lovel evitout valtage		V _{CC} = MIN,	I _{OH} =-12mA ⁵	±10%V _{CC}	2.0			٧
V _{ОН}	High-level output voltage	B ₀ -B ₇ ,	V _{IL} = MAX, V _{IH} = MIN	OH=-12MA	±5%V _{CC}	2.0			V
		PARITY, ERROR	VIH = 10	4544	±10%V _{CC}	2.0			V
				I _{OH} =-15mA ⁴	±5%V _{CC}	2.0			٧
				45	±10%V _{CC}		0.35	0.50	V
		A ₀ -A ₇	V _{CC} = MIN,	I _{OL} =24mA ^{4,5}	±5%V _{CC}		0.35	0.50	V
v _{ol}	Low-level output voltage	D D	V _{II} = MAX,	I _{OL} =48mA ⁴	±10%V _{CC}		0.38	0.55	V
		B _o -B ₇ , PARITY,	VIH = MIN	I _{OL} =48mA ⁵	±5%V _{CC}		0.42	0.55	V
		ERROR		I _{OL} =64mA ⁴	±5%V _{CC}		0.42	0.55	V
V _{IK}	Input clamp voltage		V _{CC} = MIN, I				-0.73	-1.2	V
		OE, T/R, ODD/EVEN	V _{CC} =0.0V, V _I	= 7.0V				100	μА
1,	Input current at maximun input voltage	A ₀ -A ₇	V 55V V	E EV				2	mA
•	input voltage	B ₀ -B ₇	V _{CC} =5.5V, V _I	= 5.5V				1	mA
		ODD/EVEN						204	μА
I _{IH}	High-level input current	ODD/EVEIV	V _{CC} =MAX, V	= 2.7V			ļ	40 ⁵	μA
In	-	ŌĒ, T/R		•				80 ⁵	μA μA
		ODD/EVEN						-20	μА
l _{IL}	Low-level input current	ŌĒ, T/Ā	V _{CC} =MAX, V	_I = 0.5V				-40	μΑ
I _{IH} +I _{OZH}	Off-state output current High-level voltage applied	A ₀ -A ₇ ,	V _{CC} =MAX, V	_I = 2.7V				70	μА
l _{IL} +l _{OZL}	Off-state output current Low-level voltage applied	B ₀ -B ₇	V _{CC} =MAX, V	_I = 0.5V				-70	μА
I _{OZH}	Off-state output current High-level voltage applied	50000	V _{CC} =MAX, V	_I = 2.7V				50	μА
l _{OZL}	Off-state output current Low-level voltage applied	ERROR	V _{CC} =MAX, V	_I = 0.5V				-50	μА
		3 A ₀ -A ₇	V 114V		**************************************	-60		-150	mA
los	Short circuit output curren	B ₀ -B ₇	V _{CC} =MAX			-100		-225	μΑ
· · · · · · · · · · · · · · · · · · ·							90	1254	mA
		I _{ссн}					90	135 ⁵	mA
l _{cc}	Supply current (total)		V _{CC} =MAX				106	150 ⁴	mA
50		I _{CCL}					106	160 ⁵	mA
		Iccz					98	145	mA

NOTES:

131 May 25, 1990

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.

3. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

^{4.} For commercial range.

^{5.} For industrial range.

Transceiver


FAST 74F657

AC ELECTRICAL CHARACTERISTICS

						LIM	ITS			
SYMBOL	PARAMETER	TEST CONDITION	,	cc = 5L = 50	5V)pF	T _A = 0 +70 V _{CC} = 5 C _L =	9°C V ±10% 50pF	V _{CC} = 5	0°C to 5°C V ±10% 50pF	UNIT
		-		_ = 50		R _L =	r	-	500Ω	4
			Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	Propagation delay An to Bn or Bn to An	Waveform 2	2.5 3.0	5.5 6.0	7.5 7.5	2.5 3.0	8.0 8.0	2.0 2.5	9.0 9.0	ns
t _{PLH}	Propagation delay A _n to PARITY	Waveform 1,2	7.0 7.0	10.0 10.0	14.0 15.0	7.0 7.0	16.0 16.0	5.5 6.5	16.5 19.0	ns
t _{PLH}	Propagation delay ODD/EVEN to PARITY, ERROR	Waveform 1,2	4.5 4.5	7.5 8.0	11.0 11.5	4.5 4.5	12.0 12.5	3.5 4.0	13.0 15.5	ns
t _{PLH}	Propagation delay B _n to ERROR	Waveform 1,2	8.0 8.0	14.0 14.0	20.5 20.5	7.5 7.5	22.5 22.5	7.5 7.5	24.5 25.0	ns
t _{PLH}	Propagation delay PARITY to ERROR	Waveform 1,2	8.0 8.0	11.5 12.0	15.5 15.5	7.5 8.0	16.5 17.0	6.5 6.5	18.5 20.0	ns
t _{PZH} t _{PZL}	Output Enable time ¹ to High or Low level	Waveform 3 Waveform 4	3.0 4.0	5.5 7.0	8.0 9.5	3.0 4.0	9.0 11.0	2.0 4.0	9.0 13.0	ns
t _{PHZ} t _{PLZ}	Output Disable time from High or Low level	Waveform 3 Waveform 4	2.0 2.0	4.5 4.0	7.5 6.0	2.0 2.0	8.0 6.5	1.0 1.0	8.0 7.5	ns

NOTE:

AC WAVEFORMS




^{1.} These delay times reflect the 3-state recovery time only and not the signal through the buffers or the parity check circuitry. To assure <u>VALID</u> information at the <u>ERROR</u> pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the <u>ERROR</u> output . <u>VALID</u> data at the <u>ERROR</u> pin ≥ (B to A) + (A to PARITY).

Transceiver

FAST 74F657

TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State Outputs


SWITCH POSITION

TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.
 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



FAMILY	INPUT PULSE REQUIREMENTS				S
TAMILI	Amplitude	Rep. Rate	t _w	t _{TLH}	t _{THL}
74F	3.0V	1MHz	500ns	2.5ns	2.5ns

Document No.	853-0284
ECN No.	99394
Date of issue	April 18, 1990
Status	Product Specification

FEATURES


- 16-bit parallel-to-serial conversion
- · 16-bit serial-in, serial-out
- · Chip select control
- Power supply current 48mA typical
- · Shift frequency 110 MHz typical
- Available in 300mil-wide 24-pin Slim DIP package

DESCRIPTION

The 74F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output. When the mode (M) input is High, information present on the parallel data $(D_0 - D_{15})$ inputs is entered on the falling edge of the clock pulse (\overline{CP}) input signal. When M is Low, data is shifted out of the most significant bit position while information present on the serial (SI) input shifts into the least significant bit position. A High signal on the chip select (\overline{CS}) input prevents both parallel and serial operations. The 16 bit shift register operates in one of three modes, as indicated in the shift register Function Table.

Hold: a High signal on the Chip Select

PIN CONFIGURATION



FAST 74F676

Shift Register

16-Bit Serial/Parallel-In, Serial-Out Shift Register (3-State)

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F676	110MHz	48mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
24-Pin Plastic Slim DIP (300mil)	N74F676N
24-Pin Plastic SOL	N74F676D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₁₅	Parallel data inputs	1.0/1.0	20μA/0.6mA
SI	Serial data input	1.0/1.0	20μA/0.6mA
टड	Chip Select input (active Low)	1.0/1.0	20μA/0.6mA
СP	Clock Pulse input (active falling edge)	1.0/1.0	20μA/0.6mA
М	Mode select input	1.0/1.0	20μA/0.6mA
so	Serial data output	50/33	1mA/20mA

NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


(CS) input prevents clocking, and data is stored in the 16 registers.

Shift/Serial load: data present on the SI pin shifts into the register on the falling edge of \overline{CP} . Data enters the Q_0 position and shifts toward Q_{15} on successive clocks finally appearing on the SO pin.


Parallel load: data present on D_0 - D_{15} are entered into the register on the falling edge of \overline{CP} . The SO output represents the Q_{15} register output.

To prevent false clocking, CP must be Low during a Low-to-High transition of

LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



Shift Register

FAST 74F676



FUNCTION TABLE

CONTROL INPUTS						
<u>cs</u>	М	CP	OPERATING MODE			
н	x	х	Hold			
L	L	1	Shift/Serial load			
L	Н	1	Parallel load			
	1	1	I			

- H = High voltage level
- = Low voltage level
- = Don't care
- = High-to-Low transition of clock input

Document No.	853-1368
ECN No.	99463
Date of issue	April 25, 1990
Status	Product Specification
FAST Products	

FEATURES for 74F711/711-1

- · Consists of five 2-to-1 Multiplexers
- High impedance PNP base inputs for reduced loading (20µA in High and Low states)
- Designed for address multiplexing of dynamic RAM and other applications
- Output inverting/non-inverting option
- A 30 ohm series termination resistor on each output-'F711-1
- · Outputs sink 48mA ('F711 only)

FEATURES for 74F712/712-1

- · Consists of five 3-to-1 Multiplexers
- High impedance PNP base inputs for reduced loading (20µA in High and Low states)
- Designed for address multiplexing of dynamic RAM and other applications
- A 30 ohm series termination resistor on each output-'F712-1
- · Outputs sink 64mA ('F712 only)

DESCRIPTION

The 74F711/711-1 consists of five 2-to-1 multiplexers designed for address multiplexing for dynamic RAMs and other multiplexing applications. The 'F711 has a common select (S) input, an Output Enable (OE) input and an Output Inverting (INV) input to control the 3-state outputs. The outputs source 15mA and sink 48mA. The 'F711-1 is same as the 'F711 except that it has a 30 ohm series termination resistor on each output to reduce line noise and the 3-state outputs source 12mA and sink 5mA.

The inverting (\overline{INV}) input, when Low, changes data path to inverting in.

FAST 74F711/711-1, 74F712/712-1 Multiplexers

74F711 Quint 2-to-1 Data Selector Multiplexer (3-State)
74F711-1 Quint 2-to-1 Data Selector Multiplexer With 30 ohm
Series Termination Resistors (3-State)

74F712 Quint 3-to-1 Data Selector Multiplexer 74F712-1 Quint 3-to-1 Data Selector Multiplexer With 30 ohm Series Termination Resistors

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F711	6.5ns	35mA
74F711-1	7.0ns	32mA
74F712	6.0ns	25mA
74F712-1	7.0ns	31mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	N74F711N, N74F711-1N
24-Pin Plastic Slim DIP (300 mil)	N74F712N, N74F712-1N
20-Pin Plastic SOL	N74F711D, N74F711-1D
24-Pin Plastic SOL	N74F712D, N74F712-1D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

TYPE	PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
	D _{na} , D _{nb}	Data inputs	1.0/0.066	20μΑ/40μΑ
	S	Select input	1.0/0.033	20μΑ/20μΑ
'F711/	ŌĒ	Output Enable input (active Low)	1.0/0.033	20μΑ/20μΑ
'F711-1	īN∇	Output Inverting input (active Low)	1.0/0.033	20μΑ/20μΑ
	Q ₀ - Q ₄	Data outputs for 'F711	750/80	15mA/48mA
	Q ₀ - Q ₄	Data outputs for 'F711-1	600/8.33	12mA/5mA
	D _{na} , D _{nb} , D _{nc}	Data inputs	1.0/0.066	20μΑ/40μΑ
'F712/	S ₀ , S ₁	Select inputs	1.0/0.033	20μΑ/20μΑ
'F712-1	Q ₀ - Q ₄	Data outputs for 'F712	750/150	15mA/64mA
	Q ₀ - Q ₄	Data outputs for 'F712-1	600/8.33	12mA/5mA

NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


To improve speed and noise immunity, V_{CC} and GND side pins are used.

The 74F712/712-1 consists of five 3-to-1 multiplexers designed for address multiplexing for dynamic RAMs and other multiplexing applications. The 'F712 has two select (S₀,S₁) inputs to determine


which set of five inputs will be propagated to the five outputs. The outputs source 15mA and sink 64mA. The 'F712-1 is same as the 'F712 except that it has a 30 ohm series termination resistor on each output to reduce line noise and the outputs source 12mA and sink 5mA.

FAST 74F711/711-1, 74F712/712-1


PIN CONFIGURATION




LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)




PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



FAST 74F711/711-1, 74F712/712-1

LOGIC DIAGRAM for 'F711/711-1



FUNCTION TABLE for 'F711/711-1


	INPUTS					
S	INV	ŌĒ	E D _{na} D _{nb}		Q _n	
L	L	L	data a	data b	data a	
Н	L	L	data a	data b	data b	
L	Н	L	data a	data b	data a	
Н	Н	L	data a	data b	data b	
X	X	Н	х	Х	Z	

H = High voltage level

L = Low voltage level
X = Don't care

Z = High impedance "off" state

LOGIC DIAGRAM, 'F712/712-1



FUNCTION TABLE for 'F712/712-1

INPUTS					OUTPUT
S ₀	S	D _{na}	D _{nb}	D _{nc}	Q _n
L	L	data a	data b	data c	data a
Н	L	data a	data b	data c	data b
Х	Н	data a	data b	data c	data c

H = High voltage level
L = Low voltage level
X = Don't care

FAST 74F711/711-1, 74F712/712-1

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT	
v _{cc}	Supply voltage	-0.5 to +7.0	v	
V _{IN}	Input voltage		-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA	
V _{OUT}	Voltage applied to output in High output state		-0.5 to +V _{CC}	V
		'F711	72	mA
l _{out}	Current applied to output in Low output state	F712	108	mA
		10	mA	
T _A	Operating free-air temperature range	0 to +70	°C	
T _{STG}	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

0,41001						
SYMBOL	PARAMETER	Min	Nom	Max	UNIT	
v _{cc}	Supply voltage	4.5	5.0	5.5	٧	
V _{IH}	High-level input voltage		2.0			٧
V _{IL}	Low-level input voltage			0.8	٧	
l _{IK}	Input clamp current	W		-18	mA	
	High loved autout aumont	'F711, 'F712			-15	mA
'он	High-level output current 'F711-1, 'F712	'F711-1, 'F712-1			-12	mA
		'F711			48	mA
l _{OL}	Low-level output current	'F712	-		64	mA
	'F711-1, 'F712-1				5	mA
TA	Operating free-air temperature		0		70	°C

April 25, 1990 139

Philips Components **FAST Products** Product Specification

Multiplexers

FAST 74F711/711-1, 74F712/712-1

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				TEST COURTIONS			LIMITS			
SYMBOL	PARAMET	ER		TEST CONDITIONS ¹			Min	Typ ²	Max	רואט
			'F711/ 'F711-1		I _{OH} =-3mA	±10%V _{CC}	2.4			٧
					OH_ OH!	±5%V _{CC}	2.7	3.4		٧
.,	I link to an an area are		'F712-1	V _{CC} = MIN,	I _{OH} =-12mA	±10%V _{CC}	2.0			٧
V _{ОН}	High-level output vo	ortage	'F712-1 only	V _{IL} = MAX, V _{IH} = MIN	OH .=	±5%V _{CC}	2.0	. t		V
			'F711/	IH	I _{OH} =-15mA	±10%V _{CC}	2.0			V
-			'F712 only		OH_ 1911111	±5%V _{CC}	2.0			V
			'F711/	V _{CC} = MIN,	I _{OL} =MAX	±10%V _{CC}		0.38	0.55	v
V _{OL}	Low-level output voltage		'F712 only	V _{IL} = MAX,	OL.	±5%V _{CC}		0.42	0.55	٧
			'F711-1/ 'F712-1	V _{IH} = MIN	I _{OL} =5mA	±10%V _{CC}		0.38	0.55	V
V _{IK}	Input clamp voltage)		V _{CC} = MIN, I _I = I _{IK}				-0.73	-1.2	٧
1,	Input current at maximun input voltage			V _{CC} =MAX, V _I = 7.0V					100	μА
l _{IH}	High-level input current			V _{CC} =MAX, V _I =	2.7V				20	μА
l ₁₁	I _{IL} Low-level input current D _n o Off-state output current High-level voltage applied F71		Others	V _{CC} =MAX, V ₁ = 0.5V V _{CC} =MAX, V _O = 2.7V					-20	μА
IL			D _n only				<u> </u>		-40	μA
l _{ozh}			'F711/ 'F711-1						50	μА
lozL	Off-state output cur Low-level voltage a		only	V _{CC} =MAX, V _O = 0.5V V _{CC} =MAX					-50	μА
los	Short circuit output	current ³	'F711-1/ 'F712-1				-60		-150	mA
			'F712				-100		-225	mA
lo	Output current ⁴	T	'F711/'F712	V _{CC} =MAX, V _O	=2.25V		-60	33	-160 45	mA mA
		'F71	ССН	V -MAY				37	50	mA
		'''	I I _{CCL}	V _{CC} =MAX				37	50	mA
		-	Іссн			A 100 CO		30	40	mA
		'F711		V _{CC} =MAX				33	45	mA
lcc	Supply current (total)		I _{CCZ}					34	45	mA
			Іссн	\/ 14AV				20	27	mA
	'F7		Iccl	V _{CC} =MAX				30	40	mA
		15740	Іссн	\/ 14AV		The state of the s		29	40	mA
		'F712	-1 CCL	V _{CC} =MAX				32	45	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

^{4.} In is tested under conditions that produce current approximately one half of the true short-circuit output current (Ios).

FAST 74F711/711-1, 74F712/712-1

AC ELECTRICAL CHARACTERISTICS for 74F711/74F711-1


			·			LIMITS			
SYMBOL	PARAMETER	PARAMETER		$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
				Min	Тур	Max	Min	Max	1
t _{PLH}	Propagation delay D _{na} , D _{nb} to Q _n		Waveform 1, 2	2.5 2.5	5.0 5.0	8.0 8.0	2.0 2.0	9.0 8.0	ns
t _{PLH} t _{PHL}	Propagation delay S to Q _n		Waveform 1,3	7.0 6.0	10.5 9.5	13.0 12.5	6.0 5.5	15.0 13.5	ns
t _{PLH} t _{PHL}	Propagation delay	74F711	Waveform 1,3	5.5 4.5	9.0 8.5	13.0 11.5	4.5 4.0	15.0 12.5	ns
t _{PZH} t _{PZL}	Output Enable time OE to Q _n		Waveform 4 Waveform 5	2.5 3.0	5.0 5.0	7.0 7.5	2.0 3.0	7.5 8.5	ns
t _{PHZ} t _{PLZ}	Output Disable time OE to Q _n		Waveform 4 Waveform 5	1.5 2.5	3.5 4.5	6.0 7.0	1.0 2.0	7.0 8.0	ns
t _{PLH} t _{PHL}	Propagation delay D _{na} , D _{nb} to Q _n		Waveform 1, 2	3.5 2.0	6.5 5.5	9.5 8.5	3.0 1.5	10.5 9.0	ns
t _{PLH} t _{PHL}	Propagation delay S, INV to O _n	74F711-1	Waveform 1,3	8.0 5.0	11.0 9.0	14.5 12.5	6.5 5.0	17.0 13.5	ns
t _{PZH}	Output Enable time OE to Q _n	/4F/II-I	Waveform 4 Waveform 5	3.5 3.5	5.5 6.5	8.0 9.0	2.5 2.5	9.0 10.5	ns
t _{PHZ} t _{PLZ}	Output Disable time OE to Q _n		Waveform 4 Waveform 5	1.0 3.0	3.5 5.5	6.5 8.0	1.0 2.5	7.5 9.5	ns

AC ELECTRICAL CHARACTERISTICS for 74F712/74F712-1


	PARAMETER		TEST CONDITION	LIMITS					
SYMBOL				$T_{A} = +25^{\circ}C$ $V_{CC} = 5V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT	
			i.	Min	Тур	Max	Min	Max	1
t _{PLH} t _{PHL}	Propagation delay D _{na} , D _{nb} , D _{nc} to Q _n		Waveform 1, 2	2.5 2.5	5.0 5.0	8.0 8.0	2.0 2.0	9.0 8.5	ns
t _{PLH} t _{PHL}	Propagation delay S ₀ , S ₁ to O _n	74F712-1	Waveform 1	8.0 6.0	10.5 9.0	13.5 12.0	7.0 6.0	16.0 12.0	ns
t _{PLH} t _{PHL}	Propagation delay D _{na} , D _{nb} , D _{nc} to Q _n	74F712	Waveform 1, 2	2.0 2.0	4.0 4.0	7.5 7.5	2.0 2.0	8.0 8.0	ns
t _{PLH} t _{PHL}	Propagation delay S ₀ , S ₁ to Q _n	/41/12	Waveform 1	6.5 4.5	9.5 7.5	12.5 10.5	5.5 4.0	14.5 11.0	ns

FAST 74F711/711-1, 74F712/712-1

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



SWITCH POSITION


TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



V_M = 1.5V Input Pulse Definition

FAMILY	INF	INPUT PULSE REQUIREMENTS								
	Amplitude	Rep. Rate	t _w	t _{TLH}	t _{THL}					
74F	3.0V	1MHz	500ns	2.5ns	2.5ns					

April 25, 1990 142

Document No.	853-1369
ECN No.	97677
Date of issue	September 20, 1989
Status	Product Specification
FAST Products	Froduct Specification

FEATURES for 74F723/723-1

- · Consists of four 3-to-1 Multiplexers
- High impedance PNP base inputs for reduced loading (20µA in High and Low states)
- Inverting or non-inverting data path capability by an Inverting (INV) input
- Designed for address multiplexing of dynamic RAM and other applications
- Multiple side pins for V_{CC} and GND to reduce lead inductance (improves speed and noise immunity)
- 3-State outputs sink 48mA ('F723 only)
- 30 ohm output series termination resistor option-74F723-1

FEATURES for 74F725/725-1

- · Consists of four 4-to-1 Multiplexers
- High impedance PNP base inputs for reduced loading (20µA in High and Low states)
- Equivalent to two 'F253s without 3state
- · Outputs sink 48mA ('F725 only)
- 30 ohm output series termination resistor option-74F725-1

DESCRIPTION

The 74F723/723-1 consists of four 3-to-1 multiplexers designed for address multiplexing for dynamic RAMs and other multiplexing applications. Select (S₀,S₁) inputs control which line is to be selected, as defined in the Function Table for 'F723/723-1. The inverting (HNV) input, when Low, changes data path to inverting.

To improve speed and noise immunity, V_{CC} and GND side pins are used. The 3-state outputs sorrce 15mA and sink

FAST 74F723/723-1, 74F725/725-1

Multiplexers

74F723 Quad 3-to-1 Data Selector Multiplexer (3-State)
74F723-1 Quad 3-to-1 Data Selector Multiplexer With 30 ohm
Series Termination Resistors (3-State)

74F725 Quad 4-to-1 Data Selector Multiplexer

74F725-1 Quad 4-to-1 Data Selector Multiplexer With 30 ohm Series Termination Resistors

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F723	6.0ns	25mA
74F723-1	7.5ns	33mA
74F725	6.0ns	20mA
74F725-1	7.0ns	20mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
24-Pin Plastic Slim DIP (300 mil)	N74F723N, N74F723-1N, N74F725N, N74F725-1N
24-Pin Plastic SOL	N74F723D, N74F723-1D, N74F725D, N74F725-1D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

TYPE	PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
	D _{na} , D _{nb} , D _{nc}	Data inputs	1.0/0.066	20μΑ/40μΑ
'F723/	s _o , s ₁	Select inputs	1.0/0.033	20μΑ/20μΑ
'F723-1	₩V	Output Inverting input	1.0/0.033	20μΑ/20μΑ
	OE	Output Enable input	1.0/0.033	20μΑ/20μΑ
'F723	Q ₀ - Q ₃	Data outputs	750/80	15mA/48mA
'F723-1	Q ₀ - Q ₃	Data outputs	600/8.33	12mA/5mA
'F725/	D _{na} , D _{nb} , D _{nc} , D _{nc}	Data inputs	1.0/0.066	20μΑ/40μΑ
'F725-1	s ₀ , s ₁	Select inputs	1.0/0.033	20μΑ/20μΑ
'F725	Q ₀ - Q ₃	Data outputs	750/80	15mA/48mA
'F725-1	Q ₀ - Q ₃	Data outputs	600/8.33	12mA/5mA

NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


48mA. The 74F723-1 is same as 74F723 except that it has a 30 ohm series termination resistor on each output to reduce line noise and the 3-state outputs source 12mA and sink 5mA.

The 74F725/725-1 consists of four 4-to-1 multiplexers designed for general multiplexing purpose. The select (S₀,S₄) in-


puts control which line is to be selected, as defined in the Function Table for 'F725/725-1. The outputs source 15mA and sink 48mA. The 74F725-1 is same as the 74F725 except that it has a 30 ohm series termination resistor on each output to reduce line noise and the outputs source 12mA and sink 5mA.

FAST 74F723/723-1, 74F725/725-1


PIN CONFIGURATION




LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)




PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



FAST 74F723/723-1, 74F725/725-1

LOGIC DIAGRAM for 'F723/F723-1



FUNCTION TABLE for 'F723/'F723-1

	OUTPUT						
S _o	S ₁	ĪNV	ŌĒ	D _{na}	D _{nb}	D _{nc}	Q _n
L	٦	L	L	data a	data b	data c	data a
L	٦	Н	L	data a	data b	data c	data a
Н	L	L	L	data a	data b	data c	data b
Н	L	н	L	data a	data b	data c	data b
X	Н	L	L	data a	data b	data c	data c
X	Н	Н	L	data a	data b	data c	data c
Х	Х	Х	Н	х	×	Х	Z


H = High voltage level

L = Low voltage level
X = Don't care

Z = High impedance "off" state

FAST 74F723/723-1, 74F725/725-1

LOGIC DIAGRAM for 'F725/'F725-1



FUNCTION TABLE for 'F725/'F725-1

	INPUTS							
So	S,	D _{na}	D _{nb}	D _{nc}	D _{nd}	Q _n		
L	L	data a	data b	data c	data d	data a		
Н	L	data a	data b	data c	data d	data b		
L	Н	data a	data b	data c	data d	data c		
Н	Н	data a	data b	data c	data d	data d		

H = High voltage level
L = Low voltage level

FAST 74F723/723-1, 74F725/725-1

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT	
v _{cc}	Supply voltage	-0.5 to +7.0	V	
V _{IN}	Input voltage	-0.5 to +7.0	V	
I _{IN}	Input current	-30 to +5	mA	
V _{OUT}	Voltage applied to output in High output state		-0.5 to +V _{CC}	V
	Command and lived to protect in Law authorit state	'F723-1, 'F725-1	10	mA
'out	Current applied to output in Low output state	72	mA	
TA	Operating free-air temperature range	•	0 to +70	•c
T _{STG}	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	1	Min	Nom	Max	UNIT	
v _{cc}	Supply voltage	4.5	5.0	5.5	٧		
V _H	High-level input voltage		2.0			٧	
V _{IL}	Low-level input voltage				0.8	٧	
l _{IK}	Input clamp current				-18	mA	
	High level autout aumant	'F723-1, 'F725-1			-12	mA	
,он	High-level output current 'F723, 'F725				-15	mA	
	Law lavel cutout current	'F723-1, 'F725-1			5	mA	
OL	Low-level output current	'F723, 'F725			48	mA	
TA	Operating free-air temperature range		0		70	°C	

FAST 74F723/723-1, 74F725/725-1

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	SYMBOL PARAMETER					•		LIMITS	3	
SYMBOL	PARAMET	ER		T 1	EST CONDITIONS	} '	Min	Typ ²	Max	UNIT
			'F723/ 'F723-1		1 =-3mA	±10%V _{CC}	2.4			٧
			$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		٧					
V	11.1			V _{CC} = MIN, V = MAX	I=-12mA	±10%V _{CC}	2.0		т	V
VOH	High-level output vo	oitage		V _{IH} = MIN	'ОН '=''''	±5%V _{CC}	2.0			v
					I _{OU} =-15mA	±10%V _{CC}	2.0			V
			'F725		ОН	±5%V _{CC}	2.0			V
			'F723-1/	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN V _{CC} = MIN, I _I = I _{IK} V _{CC} = MAX, V _I = 7. V _{CC} = MAX, V _I = 7. V _{CC} = MAX, V _I = 2. V _{CC} = MAX, V _O = 2. V _{CC} = MAX, V _O = 0. V _{CC} = MAX, V _O = 0. V _{CC} = MAX	I =5mA	±10%V _{CC}		0.38	0.55	V
V _{OH} High	Law lawal awtawa wa	la a a a	'F725-1		OL-SIII'	±5%V _{CC}		0.38	0.55	٧
	Low-level output vo	mage	'F723/	V _{IL} = MAX, V _{IH} = MIN	I -MAX	±10%V _{CC}		0.38	0.55	٧
			'F725		OL-WAY	±5%V _{CC}		0.42	0.55	٧
V _{IK}	Input clamp voltage)		V _{CC} = MIN, I _I = I _{IK}				-0.73	-1.2	٧
1,	Input current at maximun input voltage High-level input current			V _{CC} =MAX, V _I	= 7.0V				100	μА
IIH				V _{CC} =MAX, V _I = 2.7V					20	μА
	Low-level input current		V -MAY V - 0.5V					-20	μА	
'IL	·		D _n only	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN V _{CC} = MAX, V _I = V _{CC} = MAX	= 0.5 V			-40	μА	
l _{OZH}	Off-state output cur High-level voltage a			V _{CC} =MAX, V _O	= 2.7V				50	μА
OZL	Off-state output cur Low-level voltage a			V _{CC} =MAX, V _O	= 0.5V				-50	μА
los	Short circuit output	current ³		V _{CC} =MAX			-60		-150	mA
l _o	Output current ⁴		'F723/'F725				-60		-160	mA
			Іссн	V _{CC} =MAX				23	40	mA
		'F72						25	0.55 0.55 0.55 0.55 0.55 -1.2 100 20 -20 -40 50 -160 40 40 45 45 50 30 35	mA
			l _{ccz}					26	40	mA
			I _{CCH}	V =MAX				33	45	mA
1	'F72 Supply current	'F723	-1 CCL	CC				33	45	mA
.CC	spp., -surroin		I _{ccz}		·····			35	50	mA
		'F72	5 I _{CCH}	V _{CC} =MAX				18	30	mA
V _{IK} Ir I _I Ir I _{IH} H I _{IL} L IOZH H IOZL L IOS S IO C			Iccr					22		mA
		'F725	-1 CCH	V _{CC} =MAX				17	-	mA
			I _{CCL}					20	40	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.

3. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

^{4.} In is tested under conditions that produce current approximately one half of the true short-circuit output current (Ios).

FAST 74F723/723-1, 74F725/725-1

AC ELECTRICAL CHARACTERISTICS


				LIMITS					
SYMBOL	PARAMETER		TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			T _A = 0°C V _{CC} = 5 C _L = R _L =	UNIT	
	·		· · · · · · · · · · · · · · · · · · ·	Min	Тур	Max	Min	Max	1
t _{PLH} t _{PHL}	Propagation delay D _{na} , D _{nb} , D _{nc} to Q _n		Waveform 1, 2	2.5 2.5	5.5 5.0	8.5 8.0	2.0 2.0	9.0 8.5	ns
t _{PLH} t _{PHL}	Propagation delay S ₀ , S ₁ , NV to Q _n	15700	Waveform 1, 2	6.0 4.5	10.0 9.0	13.5 12.5	5.0 4.0	15.0 13.5	ns
t _{PZH} t _{PZL}	Output Enable time	'F723	Waveform 4 Waveform 5	2.5 3.0	4.0 5.0	7.0 8.0	2.0 3.0	7.5 8.5	ns
t _{PHZ} t _{PLZ}	Output Disable time OE to Q _n		Waveform 4 Waveform 5	1.5 2.5	3.5 4.5	6.5 7.5	1.0 2.0	7.0 8.0	ns
t _{PLH} t _{PHL}	Propagation delay D _{na} , D _{nb} , D _{nc} to Q _n		Waveform 1, 2	3.0 3.0	6.5 5.5	9.0 8.5	3.0 2.5	10.0 9.0	ns
t _{PLH} t _{PHL}	Propagation delay S ₀ , S ₁ , INV to Q _n		Waveform 1, 2	7.0 5.0	10.5 9.5	14.0 12.5	6.0 5.0	16.0 13.5	ns
t _{PZH}	Output Enable time OE to Q	'F723-1	Waveform 4 Waveform 5	3.0 4.0	5.0 6.0	8.0 9.0	2.5 3.5	8.5 10.0	ns
t _{PHZ}	Output Disable time OE to Q _n		Waveform 4 Waveform 5	2.0 3.5	3.5 5.0	6.5 8.0	1.0 3.0	7.5 8.5	ns

AC ELECTRICAL CHARACTERISTICS


						LIMITS			
SYMBOL	PARAMETER		TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
				Min	Тур	Max	Min	Max	1
t _{PLH} t _{PHL}	Propagation delay D _{na} , D _{nb} , D _{nc} , D _{nd} to Q _n	15705	Waveform 1, 2	2.0 2.0	4.0 4.0	7.0 7.0	2.0 2.0	7.5 7.5	ns
t _{PLH}	Propagation delay S ₀ , S ₁ to Q _n	'F725	Waveform 1	6.5 5.0	9.5 8.0	12.5 11.0	5.0 5.0	14.0 13.0	ns
t _{PLH} t _{PHL}	Propagation delay D _{na} , D _{nb} , D _{nc} , D _{nd} to Q _n	'F725-1	Waveform 1, 2	3.0 3.0	5.5 5.0	8.0 8.0	2.5 2.5	9.0 8.5	ns
t _{PLH} t _{PHL}	Propagation delay S ₀ , S ₁ to Q _n	1-725-1	Waveform 1	8.0 6.5	10.5 8.5	13.5 11.5	7.0 6.0	15.5 12.0	ns

FAST 74F723/723-1, 74F725/725-1

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



SWITCH POSITION


TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

R₁ = Load resistor; see AC CHARACTERISTICS for value.

C_E Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



V_M = 1.5V Input Pulse Definition

FAMILY	INF	INPUT PULSE REQUIREMENTS								
FAMILI	Amplitude	Rep. Rate	t _w	t _{TLH}	t _{THL}					
74F	3.0V	1 MHz	500ns	2.5ns	2.5ns					

Document No.	853-1121
ECN No.	
Date of issue	June 11, 1990
Status	Product Specification
FAST Products	

FEATURES

- Octal Latched Transceiver
- Drives heavily loaded backplanes with equivalent load impedances down to 10 ohms
- High drive (100mA) open collector drivers on B-port
- Reduced voltage swing (1 volt) produces less noise and reduces power consumption
- High speed operation enhances performance of backplane buses and facilitates incident wave switching
- Compatible with Pi-bus and IEEE 896 Futurebus Standards
- Built-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity
- Controlled output ramp and multiple GND pins minimize ground bounce
- Glitch-free power up / power down operation

Multiple package options
Industrial temperature range
available (-40°C to +80°C)

DESCRIPTION

The 74F776 is an octal bidirectional latched transceiver and is intended to provide the electrical interface to a high performance wired-or bus. The B port inverting drivers are low-capacitance open collector with controlled ramp and are designed to sink 100 mA from 2 volts. The B port inverting receivers have a 100 mV threshold region and a 4ns glitch filter.

The 74F776 B port interfaces to 'Backplane Transceiver Logic' (BTL). BTL features a reduced (1V) voltage swing for lower power consumption and a series

FAST 74F776

Pi-Bus Transceiver

Octal Bidirectional Latched Transceiver (Open Collector)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F776	6.5ns	80mA

ORDERING INFORMATION

COMMERCIAL RANGE V _{CC} = 5V±10% T _A = 0°C to +70°C	INDUSTRIAL RANGE V _{CC} = 5V±10% T _A = -40°C to +85°C
N74F776N	174F776N
N74F776A	I74F776A
	V _{CC} = 5V±10% T _A = 0°C to +70°C N74F776N

^{1.} Thermal mounting techniques are recommended.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₇	PNP latched inputs	3.5/0.117	70μΑ/70μΑ
B ₀ - B ₇	Data inputs with threshold circuitry	5.0/0.167	100μΑ/100μΑ
OEA	A Output Enable input (active High)	1.0/0.033	20μΑ/20μΑ
OEB ₀ , OEB ₁	B Output Enable inputs (active Low)	1.0/0.033	20μΑ/20μΑ
LE	Latch Enable input (active Low)	1.0/0.033	20μΑ/20μΑ
A ₀ - A ₇	3-State outputs	150/40	3mA/24mA
B ₀ - B ₇	Open Collector outputs	OC*/166.7	OC*/100mA

NOTES

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

* OC = Open Collector

diode on the drivers to reduce capacitive loading (<5 pF). Incident wave switching is employed, therefore BTL propagation

delays are short. Although the voltage swing is much less for BTL, so is its receiver threshold region, therefore noise margins are excellent.

BTL offers low power consumption, low ground bounce, EMI and crosstalk, low capacitive loading, superior noise margin and low propagation delays. This results in a high bandwidth, reliable backplane.

The 74F776 A port has TTL 3-State drivers and TTL receivers with a latch function. A separate High-level control voltage input (V_v) is provided to limit the

A side output level to a given voltage level (such as 3.3V). For 5.0V systems, V_x is simply tied to V_{CC} .

The 'F776 has a designed feature to control the B output transitions during power sequencing. There are two possible sequences, They are as follows:

- 1. When LE=Low and OEB_n = Low then the B outputs are disabled until the LE circuitry takes control. Then the B outputs will follow the A inputs, making a maximum of one transition during power-up (or down).
- If LE=High or OEB_n= High then the B outputs will be disabled during power-up (or down).

Pi-Bus Transceiver

FAST 74F776

	PARAMETER	TEST CONDITION	A PORT LIMITS							
SYMBOL			$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$		$T_A = 0$ °C to +70°C $V_{CC} = 5V \pm 10$ % $C_L = 50$ pF $R_L = 500$ Ω		$T_A = -40^{\circ}C$ to +85°C $V_{CC} = 5V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT	
			Min	Тур	Max	Min	Max	Min	Max	i
t _{PLH} t _{PHL}	Propagation delay B _n to A _n	Waveform 1	5.5 6.0	7.5 7.5	12.0 10.5	5.0 6.0	12.0 11.0	5.0 6.0	12.0 11.0	ns
t _{PZH}	Output Enable time from High or Low OEA _n to A _n	Waveform 3,4	8.0 8.5	10.5 12.0	14.5 14.5	7.5 8.5	15.5 17.0	7.5 8.5	15.5 17.0	ns
t _{PHZ}	Output Disable time from High or Low OEA, to A,	Waveform 3,4	2.0 2.0	4.5 4.5	7.0 7.5	2.0 2.0	7.5 8.0	2.0 2.0	7.5 8.0	ns
SYMBOL	PARAMETER	TEST CONDITION	T _A = +25°C V _{CC} = 5V C _D = 30pF R _U = 9Ω			$T_{A} = 0^{\circ}C \text{ to}$ $+70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{D} = 30\text{pF}$ $R_{U} = 9\Omega$		$T_A = -40^{\circ}C$ to +85°C $V_{CC} = 5V \pm 10\%$ $C_D = 30pF$ $R_U = 9\Omega$		UNIT
			Min	Тур	Max	Min	Max	Min	Max	<u>i</u>
t _{PLH} t _{PHL}	Propagation delay A _n to B _n	Waveform 1	2.0 3.5	4.0 6.0	7.0 8.0	2.0 3.0	8.0 9.0	2.0 3.0	8.0 9.0	ns
t _{PLH}	Propagation delay LE to B _n	Waveform 1	3.0 4.0	5.0 6.0	8.5 9.0	2.5 3.0	10.0 9.5	2.5 3.0	10.0 9.5	ns
t _{PLH}	Propagation delay OEB _n to B _n	Waveform 1	2.5 4.5	4.5 7.5	7.5 10.5	1.5 3.5	8.5 10.5	1.5 3.5	8.5 10.5	ns
^Է TLH ԿHL	Transition time, B port 1.3V to 1.7V, 1.7V to 1.3V	Test circuit and Waveform	0.5 0.5	2.0 2.0	4.5 4.5	0.5 0.5	4.5 4.5	0.5 0.5	4.5 4.5	ns
AC SETU	JP REQUIREMENTS		-					! ! ! !		
						·	T LIMITS			ļ
	PARAMETER	TEST CONDITION		T _A = +25°C				T _A = -40 +85°0 V _{CC} = 5		UNIT
SYMBOL					5V					

SYMBOL	PARAMETER	TEST CONDITION	\ \ \	A = +2 / _{CC} = 1 = 30 R _L =9	5V OpF	V _{CC} = 5	0°C to	T _A = -40 +85°C V _{CC} = 5\ C _L = 50 R _L = 50	/ ±10%)pF	UNIT
			Min	Тур	Max	Min	Max	Min	Max	i
t _s (H) t _s (L)	Set-up time A _n to LE	Waveform 2	5.0 5.0			5.0 5.0		5.0 5.0		ns
t, (H)	Hold time A _n to LE	Waveform 2	0.0			0.0 0.0		0.0 0.0		ns
t _w (L)	LE Pulse width, Low	Waveform 2	6.0			6.0		6.0		ns

Document No.	853-1413
ECN No.	98963
Date of issue	February 27, 1990
Status	Product Specification

FAST 74F777

Triple Bidirectional Latched Bus Transceiver

Triple Bidirectional Latched Bus Transceiver (3-State + Open Collector)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F777	7ns	45mA

FEATURES

- Latching Transceiver
- High drive open collector output current with minimum output swing
- Compatible with Test Mode (TM) Bus specification
- · Controlled output ramp
- · Multiple package options

DESCRIPTION

The 74F777 is a triple bidirectional latched Bus transceiver and is intended to provide the electrical interface to a high performance wired-OR bus. This bus has a loaded characteristic impedance range of 20 to 50 ohms and is terminated on each end with a 30 to 40 ohm resistor.

The 74F777 is a triple bidirectional transceiver with open collector B and 3-state A port output drivers. A latch function is provided for the A port signals. The B port output driver is designed to sink 100 mA from 2 volts to minimize crosstalk and ringing on the bus.

A separate output threshold clamp voltage (V_χ) is provided to prevent the A port output High level from exceeding future high density processor supply voltage levels. For 5 volt systems, V_χ is simply tied to V_{CC} .

ORDERING INFORMATION

COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
N74F777N
N/4F///N
N74F777A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₂	PNP latched inputs	3.5/0.117	70μΑ/70μΑ
B ₀ - B ₂	Data inputs with threshold circuitry	5.0/0.167	100μΑ/100μΑ
OEA ₀ - OEA ₂	A Output Enable inputs (active High)	1.0/0.033	20μΑ/20μΑ
OEB ₀ - OEB ₂	B Output Enable inputs (active Low)	1.0/0.033	20μΑ/20μΑ
LE ₀ - LE ₂	Latch Enable inputs (active Low)	1.0/0.033	20μΑ/20μΑ
A ₀ - A ₂	3-State outputs	150/40	3mA/24mA
B ₀ - B ₂	Open Collector outputs	OC*/166.7	OC*/100mA


NOTES:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

* OC = Open Collector


FAST 74F777

PIN CONFIGURATION IE, 1 20 V_{CC} LE, 2 19 V_X 18 GND LE₂3 OEA 4 17 B₀ 16 B, OEA , 6 15 B₂ 14 GND 13 OEB 12 OEB A₂ 9 GND 10 11 OEB, TOP VIEW





LOGIC DIAGRAM



FAST 74F777

FUNCTION TABLE

		INPUTS			LATCH	OUTI	PUTS	OPERATING MODE
A _n	B,*	LE _n	OEA _n	OEB _n	STATE	A _n	B _n	OPERATING MODE
Н	Х	L	L	L	н	Z	H**	A O A A A A D A A A A D
L	х	L	L	L	L	Z	L	A 3-state, Data from A to B
X	X	н	L	L	Qn	Z	Q _n	A 3-state, Latched data to B
-	-	L	Н	L	(1)	(1)	(1)	Feedback: A to B, B to A
-	Н	Н	Н	L	H ⁽²⁾	Н	Z ⁽²⁾	Preconditioned Latch enabling data transfer from B to A
-	L	Н	Н	L	H ⁽²⁾	L	Z ⁽²⁾	Preconducted Later enabling data transfer from B to A
-	-	Н	Н	L	Q _n	Qn	Qn	Latch state to A and B
Н	Х	L	L	Н	н	Z	Z	
L	х	L	L	Н	L	Z	Z	B and A 3-state
Х	х	Н	L	Н	Qn	Z	Z	
-	Н	L	Н	Н	Н	Н	Z	
_	L	L	Н	н	L	L	Z	Bo state Date from Box A
_	Н	Н	Н	Н	Qn	Н	Z	B 3-state, Data from B to A
-	L	Н	Н	Н	Q _n	L	Z	

- High voltage level
- = Low voltage level
- = Don't care
- = Input not externally driven
- Z = High Impedance (off) state
- Q_n = High or Low voltage level one setup time prior to the Low-to-High LE transition (1) = Condition will cause a feedback loop path; A to B and B to A
- (2) = The latch must be preconditioned such that B inputs may assume a High or Low level while $\overline{\text{OEB}}_0$ and $\overline{\text{OEB}}_0$, are Low and LE is High.
- B* = Precaution should be taken to insure the B inputs do not float. If they do they are equal to Low state.
- H** = Goes to level of pullup voltage.

NOTE = Each latch is independent. The latches may be run in any combination of modes.

FAST 74F777

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT	
v _{cc}	Supply voltage	· · · · · · · · · · · · · · · · · · ·	-0.5 to +7.0	V
v _x	Threshold control		-0.5 to +7.0	V
	lanut voltage	OEB, OEA, LE,	-0.5 to +7.0	v
V _{IN}	Input voltage	A ₀ - A ₂ , B ₀ - B ₂	-0.5 to 5.5	1
I _{IN}	Input current		-30 to +5	mA
V _{out}	Voltage applied to output in High output state		-0.5 to +V _{CC}	V
	Current applied to output in Low output state	A ₀ - A ₂	48	mA
'оит	Current applied to output in Low output state	B ₀ - B ₂	200	1 ""
T _A	Operating free-air temperature range		0 to +70	°C
T _{STG}	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAME		UNIT				
SYMBOL	PARAME	Min	Nom	Max	JAIT		
v _{cc}	Supply voltage		4.5	5.0	5.5	٧	
V _{IH} High-level input voltage	High lovel input veltage	Except B ₀ - B ₂	2.0			V	
	nigh-level input voltage	B ₀ - B ₂	1.6			•	
V	Lew level input veltors	Except B ₀ - B ₂			0.8	V	
V _{IL}	Low-level input voltage	B ₀ - B ₂			1.43		
1 _{IK}	Input clamp current				-18	mA	
Тон	High-level output current	A ₀ - A ₂		`	-3	mA	
	Law law law a company	A ₀ - A ₂			24	mA	
OL	Low-level output current $B_0 - B_2$				100	IIIA	
T _A	Operating free-air temperature range		0		70	°C	

February 27, 1990 156

Philips Components **FAST Products Product Specification**

TM-Bus Transceiver

FAST 74F777

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			TEST CONDITIONS ¹			LIMITS			
SYMBOL	PARAMETE	R	TEST CO	ONDITIONS'	Min	Typ ²	Max	UNIT	
I _{ОН}	High level output current	B ₀ - B ₂	V _{CC} = MAX, V _{IL} =MAX,	, V _{IH} = MIN, V _{OH} = 2.1V			100	μА	
OFF	Power-off output current	B ₀ - B ₂	V _{CC} = 0.0V, V _{IL} =MAX,	V _{IH} = MIN, V _{OH} = 2.1V			100	μА	
	·		V _{CC} = MIN, V _{IL} = MAX,	I _{OH} = -3mA, V _X = V _{CC}	2.5		V _{cc}	٧	
V _{ОН}	High-level output voltage	A ₀ - A ₂ ⁴	V _{IH} = MIN	I _{OH} = -0.4mA, V _X = 3.13V & 3.47V	2.5		v _x	V	
		A ₀ - A ₂ ⁴	V _{IH} = MIN	I _{OL} = 20mA, V _X = V _{CC}			0.5	V	
VOL	Low-level output voltage	B ₀ - B ₂	V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 100mA			1.15	٧	
		00-02	V _{IH} = MIN	I _{OL} = 4mA	0.40			V	
v	Input clamp voltage	A ₀ - A ₂	V _{CC} = MIN, I _I = I _{IK}				-0.5	٧	
V _{IK}	The stamp voltage	Except A ₀ - A ₂	V _{CC} = MIN, I _I = I _{IK}				-1.2	٧	
	Input current at	OEB _n , OEA _n , LE _n	V _{CC} =MAX, V _I = 7.0V				100	μΑ	
1,	maximum input voltage		V _{CC} = MAX, V _I = 5.5V				1	mA	
		OEB _n , OEA _n , LE _n	V _{CC} = MAX, V _I = 2.7V,	$B_n - A_n = 0V$			20	μА	
Iн	High-level input current	B ₀ - B ₂	$V_{CC} = MAX, V_{I} = 2.1V$				100	μА	
		OEB, OEA, LE	V _{CC} = MAX, V _I = 0.5V				-20	μА	
IIL	Low-level input current	B ₀ - B ₂	$V_{CC} = MAX, V_I = 0.3V$				-100	μА	
I _{OZH} + I _{IH}	Off-state output current, High-level voltage applied	A ₀ - A ₂	V _{CC} = MAX, V _O =2.7V				70	μА	
l _{OZL} + l _{IL}	Off-state output current, Low-level voltage applied	A ₀ - A ₂	V _{CC} = MAX, V _O =0.5V				-70	μА	
	High lavel as about assess		$V_{CC} = MAX, V_{X} = V_{CC}, A_0 - A_2 = 2.7V, B_0 - B_2$	$\overline{LE} = OEA_n = \overline{OEB}_n = 2.7V,$ = 2.0V	-100		100	μА	
^l x	High-level control current		$\frac{V_{CC}}{OEB}_{n} = A_{0} - A_{7} = 2.7V,$	/ & 3.47 V, $\overline{\text{LE}}$ = OEA _n = 2.7V, B ₀ - B ₂ = 2.0V	-10		10	mA	
los	Short-circuit output curren	t ³ A ₀ - A ₂ only	$V_{CC} = MAX, B_n = 1.8V,$	$OEA_n = 2.0V, \overline{OEB}_n = 2.7V$	-60		-150	mA	
		Іссн	V _{CC} = MAX			40	60	mA	
^l cc	Supply current (total)	I _{CCL}	V _{CC} = MAX, V _{IL} = 0.5V			55	80	mA	
		l _{ccz}	$V_{CC} = MAX, V_{IL} = 0.5V$			45	67	mA	

February 27, 1990

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. Unless otherwise specified, $V_X = V_{CC}$ for all test conditions.

2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

3. Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

^{4.} Due to test equipment limitations, actual test conditions are for $V_{\parallel H}$ =1.8V and $V_{\parallel L}$ =1.3V.

FAST 74F777

AC ELECTRICAL CHARACTERISTICS

				A	PORT LIN	IITS		
SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		T _A = 0°C V _{CC} = 5 C _L = R _L =	to +70°C V ±10% 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay B _n to A _n	Waveform 1	8.5 7.5	10.5 9.5	13.0 12.0	8.0 7.5	14.5 12.5	ns
t _{PZH} t _{PZL}	Output Enable time from High or Low OEA_n to A_n	Waveform 3,4	8.0 9.0	10.0 11.0	13.0 14.0	7.0 8.0	14.5 15.5	ns
t _{PHZ}	Output Disable time to High or Low OEA _n to A _n	Waveform 3,4	1.5 1.5	3.0 3.0	6.0 6.0	1.0 1.0	6.5 6.0	ns
				В	PORT LIA	IITS	-	
SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _D = 30pF R _U = 9Ω		V _{CC} = 5	to +70°C 5V ±10% 30pF = 9Ω	UNIT
			Min	Тур	Max	Min	Max	
t _{PLH}	Propagation delay A _n to B _n	Waveform 1	3.0 5.0	4.5 6.5	7.0 9.0	2.5 4.5	8.0 10.0	ns
t _{PLH}	Propagation delay LE _n to B _n	Waveform 1	3.5 5.5	5.5 7.5	8.0 10.5	3.0 5.0	9.0 11.5	ns
t _{PLH} t _{PHL}	Enable/disable time OEB _n to B _n	Waveform 1	3.0 6.0	5.0 8.0	7.5 10.5	3.0 5.5	8.0 12.0	ns
t _{TLH} t _{HL}	Transition time, B Port 1.3V to 1.7 V, 1.7V to 1.3V	Test Circuit and Waveform	0.5 0.5	4.0 2.0	4.5 4.5	0.5 0.5	7.0 4.5	ns


AC SETUP REQUIREMENTS


					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 30pF R _U = 9Ω	:	T _A = 0°C V _{CC} = 5 C _L = R _U =	to +70°C V ±10% 30pF : 9Ω	UNIT
			Min	Тур	Max	Min	Max	1
t _s (H) t _s (L)	Set-up time A _n to LE _n	Waveform 2	4.0 4.5			4.5 4.5		ns
t _h (H) t _h (L)	Hold time A _n to LE _n	Waveform 2	0.0 0.0			0.0		ns
t _w (L)	LE _n Pulse width, Low	Waveform 2	5.5			6.5		ns

158 February 27, 1990

FAST 74F777

AC WAVEFORMS





Document No.	853-0385				
ECN No.	97676				
Date of issue	September 20, 1989				
Status	Product Specification				
FAST Products					

FEATURES

- Multiplexed 3-state I/O ports for bus oriented applications
- Built-in look-ahead carry capability
- Center power pins to reduce effects of package inductance
- · Count frequency 145MHz typical
- · Supply current 90mA typical
- See 'F269 for 24 pin separate I/O port version
- See 'F579 for 20 pin version
 See 'F1779 for extended function version of the 'F799

DESCRIPTION

The 74F779 is fully synchronous 8-stage Up/ Down Counter with multiplexed 3-state I/O ports for bus-oriented applications. All control functions (hold, count up, count down, synchronous load) are controlled by two mode pins (S₀,S₁). The device also features carry look-ahead for easy cascading. All state changes are initiated by the rising edge of the clock. When CET is High the data

FAST 74F779 Counter

8-Bit Bidirectional Binary Counter (3-state)

TYPE	TYPICAL f MAX	TYPICAL SUPPLY CURRENT (TOTAL)
74F779	145MHz	90mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F779N
16-Pin Plastic SOL	N74F779D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
1/0	Data inputs	3.5/1.0	70μA/0.6mA
1/O _n	Data outputs	150/40	3.0mA/24mA
S ₀ , S ₁	Select inputs	1.0/1.0	20μA/0.6mA
ŌĒ	Output enable input (active Low)	1.0/1.0	20μA/0.6mA
CET	Count Enable Trickle input (active Low)	1.0/1.0	20μA/0.6mA
СР	Clock input (active rising edge)	1.0/1.0	20μA/0.6mA
TC	Terminal count output (active Low)	50/33	1.0mA/20mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


outputs are held in their current state and TC is held High. The TC output is not recom-

mended for use as a clock or asynchronous reset due to the possibility of decoding spikes.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



853-1269
97741
September 27, 1989
Product Specification

FEATURES

- Arbitrates between 4 asynchronous
- Separate grant output for each input
- Common output enable
- On-board 4 input AND gate
- Metastable-free outputs

DESCRIPTION

The 74F786 is an asynchronous 4-bit arbiter designed for high speed real-time applications. The priority of arbitration is determined on a first-come first-served basis. Separate Bus Grant (BG_n) outputs are available to indicate which one of the request inputs is served by the arbitration logic. All BG outputs are enabled by a common enable (EN) pin. In order to generate a bus request signal a separate 4 input AND gate is provided which may also be used as an independent AND gate. Unused Bus Request (BR) inputs may be disabled by tying them High.

The 'F786 is designed so that contention state. T₀ is also a very strong function of between two or more request signals will not glitch or display a metastable condition. In this situation an increase in the BR to \overline{BG}_n tpHL may be observed. A typical 'F786 For further information, please refer to the has an h = 6.6ns, τ = .41ns and and T $_0$ = 'F786 application notes. 5µsec.

Where:

h= Typical propagation delay through the device and T and T are device parameters derived from test results and can most nearly be defined as:

T= A function of the rate at which a latch in a metastable state resolves that condition.

T_n= A function of the measurement of the

FAST 74F786

Asynchronous Bus Arbiter

4-Bit Asynchronous Bus Arbiter

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
N74F786	6.6ns	55mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F786N
16-Pin Plastic SO	N74F786D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
BR ₀ - BR ₃	Bus Request inputs (active Low)	1.0/3.0	20μA/1.8mA
A, B, C, D	AND gate inputs	1.0/1.0	20μA/0.6mA
EN	Common Bus Grant output enable input (active Low)	1.0/1.0	20μA/0.6mA
Yout	AND gate output	150/40	3.0mA/24mA
BG ₀ - BG ₃	Bus Grant outputs (active Low)	150/40	3.0mA/24mA

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

the normal propagation delay of the de-

The BR inputs have no inherent priority. The arbiter assigns priority to the incoming requests as they are received, therefore, the first BR asserted will have the highest priority. When a bus request is received its corresponding bus grant becomes active, provided that EN is Low. If additional bus requests are made during this time they are queued. When the first request is removed, the arbiter services the bus request with the next highest propensity of a latch to enter a metastable priority. Removing a request while a

previous request is being serviced can cause a grant to be changed when arbitrating between three or four requests. For that reason, the user should not remove ungranted requests when arbitrating between three or four requests. This does not apply to arbitration between two requests.

If two or more \overline{BR}_n inputs are asserted at precisely the same time, one of them will be selected at random, and all BG outputs will be held in the High state until the selection is made. This guarantees that an erroneous BG, will not be generated even though a metastable condition may occur internal to the device.

When the EN is in the High state the BG outputs are forced High.


Bus Arbiter

FAST 74F786


Δ	C	FI	F	C	ΓR	10	٦Δ:	•	C	н	Δ	R	4	٦:	FR	IS.	TICS
~	u		_	•	ın				•				•••				1100

SYMBOL					LIMITS			
	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		T _A = 0°C V _{CC} = 5 C _L = R _L =	UNIT	
			Min	Тур	Max	Min	Max	1
t _{PLH}	Propagation delay, A, B, C, D to Y _{OUT}	Waveform 1	2.5 2.5	4.5 4.5	7.5 7.5	2.0 2.5	8.5 7.5	ns
t _{PLH}	Propagation delay, BR _n to BG _n	Waveform 2	5.0 4.5	7.0 6.5	10.0 9.5	4.5 4.0	10.5 10.0	ns
t _{PLH}	Propagation delay, EN to BG _n	Waveform 2	3.0 2.5	5.0 4.5	8.0 7.5	2.5 2.5	8.5 8.0	ns
t _{PHL}	Propagation delay, BR _a to BG _h	Waveform 3	5.0	7.0	10.0	4.5	10.5	nş

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



853-1421
99465
April 25, 1990
Product Specification

FEATURES

- High speed parallel registers with positive edge-triggered D-type flipflops
- · High speed full adder
- · 8-bit parity generator
- High impedance PNP inputs for light bus loading
- Center V_{CC} and GND pins and controlled output buffers minimize ground-bounce problems
- 3-state outputs glitch free during power-up and power-down
- · Broadside pinout

FAST 74F807

Octal Shift/Count Registered Transceiver with Adder and Parity (3-State)

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F807	115MHz	155mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
28-Pin Plastic DIP (300 mils)	N74F807N
28-Pin SOL ²	N74F807D
28-Pin PLCC	N74F807A

NOTE:

- 1. To be released in May, 1990
- 2. Thermal mounting techniques are recommended.

DESCRIPTION

The 74F807 Octal Bus, Shift/Count Transceiver is designed to input data from either the A or B ports to an internal storage register. This data can then be shifted left with serial or parallel outputs, added to additional data that appears on the A-input with Carry In and Carry Out bits, incremented by the Clock enabled with Carry In. An 8-bit odd parity generator is attached to the register Q Outputs.

The data in the storage register can be presented on either the A or B ports for output.

The 74F807 Octal Bus, Shift/Count Trans- INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A _n , B _n	Data I/O inputs	3.5/0.166	70μΑ/70μΑ
OEA, OEB	Output Enable inputs	1.0/0.033	20μΑ/20μΑ
CI/SI/CE	Carry/Serial/Clock Enable input	1.0/0.033	20μΑ/20μΑ
CP	Clock input	1.0/0.033	20μΑ/20μΑ
MR	Master Reset input	1.0/0.033	20μΑ/20μΑ
S _n	Select inputs	1.0/0.033	20μΑ/20μΑ
STATOUT	Status Out output	150/40	3.0mA/24mA
A _n , B _n	Data I/O outputs	150/40	3.0mA/24mA

NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

FAST 74F807

DIP PIN CONFIGURATION PLCC PIN CONFIGURATION LOGIC SYMBOL(IEEE/IEC) 28 MR OEX 1 27 STATOUT B₁ B₂ B₃ V_{CC} B₄ B₅ B₅ 25 24 23 22 21 20 19 26 B₀ 25 B₁ 18 87 17 8, 16 8, 24 B₂ STATOUT 27 23 B₃ MR 28 2 V OEA 1 15 8, 25 OEB 2 14 o 24 13 CI/BI/CE 4 3 19 B, 23 12 A7 18 8, 21 5 6 7 8 8 10 11 17 8, 20 16 8, 19 15 8, TOP VIEW



FAST 74F807

FUNCTION TABLE

INPUTS				INTERNAL REGISTER DATA I/O										
MR	СР	ŌĒ	ŌĒ _b	So	S,	S ₂	CI/SI/CE	a _n	A _n	n n		A _n B _n		
L	Х	L	L	Х	Х	Х	Х	L	L	L .	L			
L	Х	L	Н	Х	X	Х	X	L	L	Z	L	Clear		
L	X	Н	L	X	Х	Х	X	L	Z	L	. L .			
X	X	Н	Н	X	Х	X	×	X	Z	Z	X	3-State		
Н	1	х	L	L	L	L	CI/SI/CE	CI/SI/CE + a _{n0} + q _{n0}	a _{n1}	CI/SI/CE + a _{n0} + q _{n0}	C _{OUT}	Add Mode w/Carry In		
Н	Ť	X	L	L	L	Η	Х	a _{n0} + q _{n0}	a _{n1}	a _{n0} + q _{n0}	C _{OUT}	Add Mode wo/Carry In		
Н	1	н	L	L	н	L	н	q _{n0} + 1	z	q_a + 1	TC(1)			
н	1	L	Н	L	н	L	н	q _{n0} + 1	q _{n0} + 1	q _{n0} + 1 Z	TC(1)	Count w/Count Enable		
н	1	L	L	L	н	L	н	q _{n0} + 1	q _{n0} + 1	q _{n0} + 1	TC(1)	(count)		
Н	X	Н	L	L	Н	L	L	q _{n0}	Z		TC(1)			
н	Х	L	Н	L	н	L	L	9 _{n0}	q _{n0}	q _{no} Z	TC(1)	Count w/Count Enable		
Н	X	L	L	L	н	L	L,	q _{no}	q _{n0}	q _{n0}	TC(1)	(hold)		
н	1	Н	L	L	Н	Н	х	q _{n0} + 1	Z	q_n + 1	TC(1)			
Н	1	L	Н	L	н	Н	х	q _{n0} + 1	q _{n0} + 1	q _{n0} + 1 Z	TC(1)	Count wo/Count Enable		
Н	1	L	L	L	н	н	×	q _{n0} + 1	q _{n0} + 1	q _{n0} + 1	TC(1)			
Н	1	Н	L	Н	L	L	CI/SI/CE	(3)	Z	(3)	Q ₇			
Н	1	L	Н	Н	L	L	CI/SI/CE	(3)	(3)	ž	Q_7'	Shift		
н	1	L	L	Н	L	L	CI/SI/CE	(3)	(3)	(3)	Q ₇			
Н	1	Н	н	н	٦	Н	x	A _{no}	a _{n0}	Z	Parity(2)			
н	1	Н	L	Н	L	н	X	A _{no}	a _{n0}	A _{no}	Parity(2)	Load A Inputs		
Н	1	L	Х	н	L	Н	X	Qno	q _{n0}	A _{no} X	Parity(2)			
н	1	н	Н	н	Н	L	×	B _{n0}	Z	b _{n0}	Parity(2)			
н	1	L	Н	н	н	L	х	B _{n0}	B	p _{n0}	Parity(2)	Load B Inputs		
Н	1	x	L	Н	н	L	×	Q _{n0}	B _{n0}	q _{n0}	Parity(2)			
Н	Х	L	Н	Н	Н	Н	х	Q _{n0}	Q _{n0} Z	Z	Parity(2)			
Н	Х	Н	L	Н	Н	Н	X	α_{n0}		Q _{n0}	Parity(2)	Hold		
Н	X	L	L	Н	н	Н	X	Q _{n0}	Q _{n0}	Q _{n0}	Parity(2)			

165 April 25, 1990

H = High voltage level.
L = Low voltage level.
a, b, q = Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition.
X = Don't care.
Z = High impedance.

^{↑ =} Low-to-High clock transition.
(1) = Terminal count is High when the output is at terminal count (HHHHHHHH).
(2) = Parity is High for odd number of internal register bits High, Low for even number of internal register bits High.
(3) = CVSVCE→ Q₁→ Q₁, etc.

Philips Components **FAST Products Product Specification**

Octal Shift/Count Transceiver

FAST 74F807

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
l _{out}	Current applied to output in Low output state	48	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

OWEDOL			LIMITS					
SYMBOL	PARAMETER	Min	Nom	Max	UNIT			
v _{cc}	Supply voltage	4.5	5.0	5.5	٧			
V _{IH}	High-level input voltage	2.0			٧			
V _{IL}	Low-level input voltage			0.8	٧			
I _{IK}	Input clamp current			-18	mA			
Гон	High-level output current			-3	mA			
I _{OL}	Low-level output current			24	mA			
TA	Operating free-air temperature range	0		70	°C			

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL PARAMETER		TEST CONDITIONS ¹			LIMITS			
SYMBOL	PAHAMEIEK		TEST CONDITIONS			Typ ²	Max	UNIT
V	High-level output voltage		V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}	2.4			٧
V _{ОН}	riigii-lever output voitage		V _{IH} = MIN, I _{OH} = MAX	±5%V _{CC}	2.7	3.3		٧
V	Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}		0.35	0.50	٧
V _{OL}	Low-level output voltage		V _{IH} = MIN, I _{OL} = MAX	±5%V _{CC}		0.35	0.50	٧
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	٧
I ₁	Input current at maximum input	ut voltage	$V_{CC} = MAX, V_I = 7.0V$				100	μА
I _{IH}	High-level input current		V _{CC} = MAX, V ₁ = 2.7V				20	μА
I _{IL}	Low-level input current		V _{CC} = MAX, V _I = 0.5V				-20	μА
l _{ozh} +l _{ih}	Off state output current, High-level voltage applied		V _{CC} = MAX, V _O = 2.7V				70	μА
l _{OZL} +l _{IL}	Off state output current, Low-level voltage applied	A _n , B _n	$V_{CC} = MAX, V_{O} = 0.5V$				-70	μА
los	Short circuit output current ³		V _{CC} = MAX		-60		-150	mA
^I cc	Supply current (total)	-				155	210	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

April 25, 1990 166

All typical values are at V_{CC} = 5V, T_A = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{QS} tests should be performed last.

FAST 74F807


AC ELECTRICAL CHARACTERISTICS


			LIMITS					
SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω	•	V _{CC} = 5	to +70°C 5V ±10% : 50pF : 500Ω	UNIT
			Min	Тур	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	100	115		70		MHz
t _{PLH}	Propagation delay CP to A _n or B _n (Load)	Waveform 1	9.0 5.0	10.5 6.5	11.5 9.5	8.0 4.5	13.5 10.0	ns
t _{PLH}	Propagation delay CP to A _n or B _n (Shift)	Waveform 1	9.0 4.5	10.5 6.5	12.5 9.5	8.0 4.5	15.0 10.0	ns
t _{PLH}	Propagation delay CP to A _n or B _n (Count)	Waveform 1	9.0 5.0	11.5 6.5	14.0 9.5	8.0 4.5	15.5 10.0	ns
t _{PLH} t _{PHL}	Propagation delay CP to B _n (Add)	Waveform 1	9.0 5.0	10.5 6.5	11.5 9.5	8.0 4.5	13.5 10.0	ns
t _{PLH} t _{PHL}	Propagation delay CP to STATOUT(Load A)	Waveform 1	17.5 12.5	19.5 14.5	22.5 17.0	15.5 11.5	26.5 19.0	ns
t _{PLH}	Propagation delay CP to STATOUT(Shift)	Waveform 1	11.0 7.0	13.0 8.5	15.5 11.5	9.5 6.5	18.0 12.0	ns
t _{PLH}	Propagation delay CP to STATOUT(Count)	Waveform 1	10.5 6.5	12.0 8.0	15.0 11.0	9.0 6.0	17.0 11.5	ns
t _{PLH}	Propagation delay CP to STATOUT(Add)	Waveform 1	13.0 8.5	15.0 10.5	18.0 13.0	11.5 8.0	20.5 14.0	ns
t _{PHL}	Propagation delay MR to A _n or B _n	Waveform 3	6.5	8.0	11.0	6.0	12.0	ns
t _{PHL}	Propagation delay MR to STATOUT(Load A)	Waveform 3	14.0	16.0	18.5	13.0	20.5	ns
t _{PHL}	Propagation delay MR to STATOUT(Shift)	Waveform 3	8.5	10.0	12.5	8.0	14.0	ns
t _{PHL}	Propagation delay MR to STATOUT(Count)	Waveform 3	8.5	10.0	12.5	8.0	14.0	ns
t _{PHL}	Propagation delay MR to STATOUT(Add)	Waveform 3	10.5	12.0	14.5	9.5	16.0	ns
t _{PLH} t _{PHL}	Propagation delay An to STATOUT(Add)	Waveform 4	6.5 8.0	14.0 14.0	23.5 22.5	5.5 7.5	26.5 27.0	ns
t _{PLH} t _{PHL}	Propagation delay CI/SI/CE to STATOUT	Waveform 4	19.5 21.0	21.5 22.5	24.0 25.5	17.0 20.0	28.0 29.5	ns
t _{PLH} t _{PHL}	Propagation delay S _n to STATOUT(Load A)	Waveform 4	8.0 7.5	10.0 11.5	12.5 15.5	7.0 7.0	14.5 17.0	ns
t _{PLH} t _{PHL}	Propagation delay S _n to STATOUT(Load B)	Waveform 4	6.5 8.0	10.0 12.0	13.0 15.0	5.5 7.0	15.0 16.5	ns
t _{PLH} t _{PHL}	Propagation delay S _n to STATOUT(Add)	Waveform 4	19.0 18.5	21.0 20.0	23.5 23.0	17.0 17.5	27.5 26.0	ns
t _{PLH} t _{PHL}	Propagation delay S _n to STATOUT(Shift)	Waveform 4	6.0 8.0	8.0 9.5	10.5 12.0	5.0 7.0	12.0 13.5	ns
t _{PZH} t _{PZL}	Output Enable time OEA to A _n or OEB to B _n	Waveform 6 Waveform 7	2.5 4.0	4.5 5.5	7.0 8.5	2.0 3.5	8.0 9.0	ns
t _{PHZ}	Output Disable time OEA to An or OEB to Bn	Waveform 6 Waveform 7	2.0 3.5	4.5 5.5	7.5 8.5	2.0 3.0	9.0 9.5	ns

FAST 74F807

73 OF 16	JP REQUIREMENTS				LIMITS			T
SYMBOL	PARAMETER	ARAMETER TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω	;	T _A = 0°C V _{CC} = 5 C _L = R _L =	UNIT	
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low A _n , B _n to CP (Load)	Waveform 5	6.0 9.5			6.5 12.0		ns
t _ր (H) t _h (L)	Hold time, High or Low A _n , B _n to CP (Load)	Waveform 5	0	-		0		ns
t _s (H) t _s (L)	Setup time, High or Low A _n to CP (Add)	Waveform 5	10.5 16.5			12.0 21.5		ns
t _h (H) t _h (L)	Hold time, High or Low A _n to CP (Add)	Waveform 5	0.0 0.0			0.0		ns
t _s (H) t _s (L)	Setup time, High or Low S _n to CP(Add)	Waveform 5	16.0 16.0			20.0 18.5		ns
t _s (H) t _s (L)	Setup time, High or Low S _n to CP (Count)	Waveform 5	16.5 19.5			19.0 22.5		ns
t _s (H) t _s (L)	Setup time, High or Low S _n to CP (Shift)	Waveform 5	11.0 7.0			13.0 8.0		ns
t _s (H)	Setup time, High or Low S _n to CP (Load)	Waveform 5	17.5 6.5			20.5 7.0		ns
t _h (H) t _h (L)	Hold time, High or Low S _n to CP (All modes)	Waveform 5	0.0 0.0			0.0		ns
t _s (H) t _s (L)	Setup time, High or Low CI/SI/CE to CP (Add)	Waveform 5	10.0 18.0	-		11.5 22.0		ns
t _s (H) t _s (L)	Setup time, High or Low CI/SI/CE to CP (Count)	Waveform 5	8.5 16.0			10.0 18.5		ns
t _s (H) t _s (L)	Setup time, High or Low CI/SI/CE to CP (Shift)	Waveform 5	5.0 9.0			5.5 10.5		ns
ኒ _n (H) ኒ _n (L)	Hold time, High or Low CI/SI/CE to CP (All modes)	Waveform 5	0.0 0.0			0.0		ns
t (H) t (L)	CP Pulse width, High or Low	Waveform 1	5.5 4.5			6.0 4.5		ns
t _w (L)	MR Pulse width, Low	Waveform 3	4.5			5.0		ns
t _{REC}	Recovery Time, MR to CP	Waveform 2	2.0			2.0		ns

FAST 74F807





Document No.	853-1304
ECN No.	99464
Date of issue	April 25, 1990
Status	Product Specification

FEATURES

- High speed parallel registers with positive edge-triggered D-type flipflops
- High performance bus interface buffering for wide data/address paths or busses carrying parity
- High impedance PNP base inputs for reduced loading (20µA in High and Low states)
- I_{IL} is 20μA vs 1000μA for AM29821 series
- Buffered control inputs to reduce AC effects
- Ideal where high speed, light loading, or increased fan-in as required with MOS microprocessors
- Positive and negative over-shoots are clamped to ground
- 3-state outputs giltch free during power-up and power-down
- · Slim Dip 300 mil package
- Broadside pinout compatible with AMD AM 29821-29826 series
- Outputs sink 64mA and source 24mA

DESCRIPTION

The 74F821 series Bus Interface Registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of busses carrying parity.

The 'F821/F822 are buffered 10-bit wide versions of the popular 'F374/F534 functions.

The 'F822 is the inverted output version of 'F821.

The74F823 and 74F824 are 9-bit wide

FAST 74F821/822/823/ 824/825/826

Bus Interface Registers

74F821/74F822 10-Bit Bus Interface Registers, NINV/INV (3-State) 74F823/74F824 9-Bit Bus Interface Registers, NINV/INV (3-State) 74F825/74F826 8-Bit Bus Interface Registers, NINV/INV (3-State)

TYPE	TYPICAL I MAX	TYPICAL SUPPLY CURRENT (TOTAL)
74F821, 74F822	180MHz	75mA
74F823, 74F824	180MHz	70mA
74F825, 74F826	180MHz	65mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
24-Pin Plastic SLIM DIP (300mil)	N74F821N, N74F822N, N74F823N, N74F824N, N74F825N, N74F826N
24-Pin Plastic SOL	N74F821D, N74F822D, N74F823D, N74F824D, N74F825D, N74F826D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PI	NS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
	D _n	Data inputs	1.0/0.033	20μΑ/20μΑ
'F821	CP	Clock input	1.0/0.033	20μΑ/20μΑ
'F822	ŌĒ	Output enable input (activeLow)	1.0/0.033	20μΑ/20μΑ
	Q_n, \overline{Q}_n	Data output	1200/106.7	24mA/64mA
	D _n	Data inputs	1.0/0.033	20μΑ/20μΑ
	CP	Clock input	1.0/0.033	20μΑ/20μΑ
'F823	CE	Clock enable input (active Low)	1.0/0.033	20μΑ/20μΑ
'F824	MR	Master reset input (active Low)	1.0/0.033	20μΑ/20μΑ
	ŌĒ	Output enable input (active Low)	1.0/0.033	20μΑ/20μΑ
	۵ _n , ۵ _n	Data outputs	1200/106.7	24mA/64mA
	D _n	Data inputs	1.0/0.033	20μΑ/20μΑ
	СР	Clock input	1.0/0.033	20μΑ/20μΑ
F825	CE	Clock enable input (active Low)	1.0/0.033	20μΑ/20μΑ
'F826	MR	Master reset input (active Low)	1.0/0.033	20μΑ/20μΑ
	ŌĒ _n	Output enable inputs (active Low)	1.0/0.033	20μΑ/20μΑ
	a _n , a _n	Data outputs	1200/106.7	24mA/64mA

NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

Philips Components FAST Products Product Specification


Bus Interface Registers

FAST 74F821/822/823/824/825/826

LOGIC DIAGRAM for 'F823



LOGIC DIAGRAM for 'F824



FUNCTION TABLE for 'F823 and 'F824

		INDUTE			OUTP	UTS	
		INPUTS)		'F823	'F824	OPERATING MODE
ŌĒ	MR	CE*	CP	D _n	Q	ā	
L	L	X	Х	X	L	L	Clear
L	Н	L	1	h	Н	L	Load and read data
L	н	L	1	ı	L	Н	Load and read data
L	н	Н	Х	X	NC	NC	Hold
Н	×	х	Х	X	Z	Z	High impedance

- H = High voltage level
- L = Low voltage level
- h = High state must be present one setup time before the Low-to-High clock transition
- I = Low state must be present one setup time before the Low-to -High clock transition
- 1 = Low-to-High clock transition
- X = Don't care
- NC = No change
- Z = High impedance "off" state

 = Since CE input is sensitive to very short (<3ns) High-to-Low-to-High going spikes while CP is High, users should avoid the use of decoders or other potentially
- glitch prone devices on the CE input.

April 25, 1990

Bus Interface Registers

FAST 74F821/822/823/824/825/826

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				TEST CONDITIONS ¹			T CONDITIONS 1			
SYMBOL	PARAMET	ER		TE	SI CONDITIONS	•	Min	Typ ²	Max	UNIT
-				V _{CC} = MIN,		±10%V _{CC}	2.4			V
v	High-level output voltage		V _{IL} = MAX, V _{IH} = MIN	I _{OH} =-15mA	±5%V _{CC}	2.4			V	
V _{ОН}	riigii-level ootpat v	Olage		V _{CC} = MIN,		±10%V _{CC}	2.0			V
				V _{IL} = MAX, V _{IH} = MIN	I _{OH} =-24mA	±5%V _{CC}	2.0			V
	-	_		V _{CC} = MIN,	1 64mA	±10%V _{CC}			0.55	V
V _{OL}	Low-level output vo	oltage		V _{IL} = MAX, V _{IH} = MIN	I _{OL} =64mA	±5%V _{CC}		0.42	0.55	v
V _{IK}	Input clamp voltage	Ð		V _{CC} = MIN, I _I :	=			-0.73	-1.2	V
I ₁	Input current at ma	ximum inpu	t voltage	V _{CC} = 0.0V, V	V _{CC} = 0.0V, V _I = 7.0V				100	μА
l _{IH}	High-level input cu	rrent		V _{CC} = MAX, V _I = 2.7 V					20	μА
I _{IL}	Low-level input cur	rent		V _{CC} = MAX, V _I = 0.5 V					-20	μА
l _{OZH}	Off-state output cu High-level voltage		-	V _{CC} = MAX, V	V _{CC} = MAX, V _O = 2.7V				50	μА
l _{OZL}	Off-state output cu Low-level voltage a		٠.	V _{CC} = MAX, V	O = 0.5V				-50	μА
los	Short-circuit output	t current ³		V _{CC} = MAX			-60		-150	mA
			Іссн					75	105	mA
	-	'F821 'F822	ICCL	V _{CC} = MAX				75	105	mA
			I _{CCZ}					75	115	mA
			Іссн					65	100	mA
		'F823 'F824	ICCL	V _{CC} = MAX				70	105	mA
^l cc	Supply current (total)		l _{ccz}					75	110	mA
			Гссн					60	85	mA
		'F825 'F826	ICCL	V _{CC} = MAX				60	90	mA
			Iccz					65	95	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

Bus Interface Registers

FAST 74F821/822/823/824/825/826

AC ELECTRICAL CHARACTERISTICS

	Maniana alasta far	Maximum alask francis				LIMITS			
SYMBOL PARAMETER		Maximum clock frequency BOL PARAMETER TEST CONDITION	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		V _{CC} = 5	to +70°C 5V ±10% 50pF 500Ω	UNIT
				Min	Тур	Max	Min	Max	
f _{MAX}	Maximum clock freque	ency	Waveform 1	150	180		140		MHz
t _{PLH}	Propagation delay CP to Qn or Qn	'F821,'F823 'F825,'F826	Waveform 1	4.0 4.0	6.5 6.0	8.5 8.5	4.0 3.5	9.5 9.0	ns
t _{PLH}	Propagation delay	'F822 'F824	Waveform 1	4.5 4.5	6.5 6.5	9.0 9.0	4.5 4.5	10.0 9.0	ns
t _{PHL}	Propagation delay	'F823, 'F824 'F825, 'F826	Waveform 2	3.0	5.0	8.0	3.0	8.0	ns
t _{PZH} t _{PZL}	Output Enable time OE _n to Q _n or Q _n	•	Waveform 4 Waveform 5	5.0 3.0	7.0 5.0	10.0 8.0	4.0 2.5	11.5 9.0	ns
t _{PHZ} t _{PLZ}	Propagation delay OE _n to Q _n or Q		Waveform 4 Waveform 5	1.5 1.5	3.5 3.5	6.5 6.5	1.5 1.5	7.5 7.5	ns

AC SETUP REQUIREMENTS

						LIMITS				
SYMBOL	PARAMETER		TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		V _{CC} = 5	to +70°C 5V ±10% 50pF 500Ω	UNIT	
				Min	Тур	Max	Min	Max	1	
t _s (H) t _s (L)	Setup time, High or Low D _n to CP		Waveform 3	1.0 1.0			1.0 1.0		ns	7
t _h (H) t _h (L)	Hold time, High or Low D _n to CP		Waveform 3	2.0 2.0			2.0 2.0		ns	
t _w (H)	CP Pulse width, High or Low		Waveform 1	3.5 3.5			4.0 4.0		ns	
t _s (H) t _s (L)	Setup time, High or Low CE to CP		Waveform 3	0.0 2.0			0.0 2.0		ns	
t _ր (H) t _ր (L)	Hold time, High or Low	'F823 'F824	Waveform 3	0.0 3.0			0.0 3.5		ns	
t _w (L)	MR Pulse width, Low	'F825 'F826	Waveform 2	4.5			4.5		ns	
t _{REC}	Recovery time MR to CP		Waveform 2	2.5			2.5		ns	

853-0615	
99490	
January 8, 1990	
Product Specification	
	99490 January 8, 1990

FEATURES


- Specifically designed for Video applications
- Combines the 'F373, two 'F157s, and the 'F166 functions in one package
- · Interleaved loading with 2:1 mux
- · Dual 8-bit Parallel inputs
- Transparent Latch on all "B" inputs
- Guaranteed Serial Shift Frequency to 100MHz
- Expandable to 16-bits or more with serial input

DESCRIPTION

The 74F835 is a high speed 8-bit parallel/ serial-in, serial-out shift register whose parallel inputs have been connected to an internal octal two-to-one multiplexer with all the 'B' inputs connected to an octal latch.

This 24 pin part is specifically designed for video bit shifting, where interleaved loading is desired and parts count is critical. However, and It is useful in any design where a 2:1 mux input with a transparent latch is needed.

PIN CONFIGURATION



FAST 74F835 Shift Register

8-Bit Shift Register with 2:1 Mux-in, Latched "B" inputs, and Serial Out

- 1	1		(TOTAL)
	74F835	150MHz	45mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
24-Pin Plastic Slim DIP (300 mil)	N74F835N
24-Pin Plastic SOL	N74F835D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D _{0A} - D _{7A}	Parallel data inputs	1.0/1.0	20μA/0.6mA
D _{0B} - D _{7B}	Latched Parallel data inputs	1.0/1.0	20μA/0.6mA
D _s	Serial data input	1.0/1.0	20μ A /0.6mA
СР	Shift Register Clock input (active rising edge)	1.0/1.0	20μA/0.6mA
SĀ⁄B	Mux Select	1.0/1.0	20μ A /0.6mA
LE	Latch Enable input (for B inputs)	1.0/1.0	20μ Α /0.6mA
PE	Parallel Enable input	1.0/1.0	20μA/0.6mA
Q ₇	Output	50/33	1.0mA/20mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



Shift Register

FAST 74F835

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		•			LIMITS	3	
SYMBOL	PARAMETER	TEST CONDITI	ONS'	Min	Typ ²	Max	UNIT
v	High lavel autout valte as	V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}	2.5			٧
V _{ОН}	High-level output voltage	V _{IH} = MIN, I _{OH} = MAX	±5%V _{CC}	2.7	3.4		V
V	Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}		0.30	0.50	٧
VOL	Low-level output voltage	V _{IH} = MIN, I _{OL} = MAX	±5%V _{CC}		0.30	0.50	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}		100	-0.73	-1.2	V
1,	Input current at maximun input voltage	V _{CC} =MAX, V ₁ = 7.0V				100	μ.
¹ _{IH}	High-level input current	V _{CC} =MAX, V _I = 2.7V				20	μ.
I _{IL}	Low-level input current	V _{CC} =MAX, V _I = 0.5V				-0.6	m/
los	Short circuit output current ³	V _{CC} =MAX		-60		-150	. m/
l _{cc}	Supply current (total)	V _{CC} =MAX			45	65	m/

NOTES:

AC ELECTRICAL CHARACTERISTICS

		LIMITS						
PARAMETER	TEST CONDITION		V _{CC} = 5V C _L = 50pF		V _{CC} =	UNIT		
	·	Min	Тур	Max	Min	Max		
Maximum clock frequency	Waveform 1	130	150		100		MHz	
Propagation delay CP to Q ₇ (Load)	Waveform 1	5.0 5.0	7.0 7.0	9.5 9.5	5.0 5.0	10.0 10.0	ns	
Propagation delay CP to Q ₇ (Shift)	Waveform 1	5.0 5.0	7.0 7.0	9.5 9.5	5.0 5.0	10.0 10.0	ns	
	Maximum clock frequency Propagation delay CP to Q ₇ (Load) Propagation delay	Maximum clock frequency Propagation delay CP to Q ₇ (Load) Waveform 1 Waveform 1	PARAMETER TEST CONDITION Min Maximum clock frequency Waveform 1 Fropagation delay CP to Q ₇ (Load) Propagation delay Waveform 1 5.0 5.0 Fropagation delay Waveform 1 5.0 5.0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	T _A = +25°C V _{CC} = 5V V _{CC} = 5V V _{CC} = 50pF R _L = 500Ω Min Typ Max Maximum clock frequency Waveform 1 130 150 Propagation delay Waveform 1 5.0 7.0 9.5 CP to Q ₇ (Load) Waveform 1 5.0 7.0 9.5 Propagation delay Waveform 1 5.0 7.0 9.5	TA = +25°C VCC = 5V VCC = 5V VCC = 5V VCC = 5V VCC = 50pF RL = 500Ω TA = 0°C VCC = 5V VCC = 5V VCC = 50pF RL = 500Ω Min Typ Max Min Min Min Maximum clock frequency Maximum clock frequency Waveform 1 130 150 100 Propagation delay CP to Q_7 (Load) Waveform 1 5.0 7.0 9.5 5.0 Propagation delay Waveform 1 5.0 7.0 9.5 5.0 Propagation delay Waveform 1 5.0 7.0 9.5 5.0	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

 ^{1.} For Conditions shown as white or who, use the appropriate value special continuous shown as white or who, use the appropriate values special continuous shown as white or who, the propriate value special continuous and the shorted at a time. For testing l_{QS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, l_{QS} tests should be performed last.


Shift Register

FAST 74F835

AC SETUP REQUIREMENTS

				LIMITS				
SYMBOL	PARAMETER	TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	1
t _s (H) t _s (L)	Setup time D _{nA} or D _{nB} to CP	Waveform 2	3.5 3.5			3.5 3.5		ns
t _h (H) t _h (L)	Hold time D _{nA} or D _{nB} to CP	Waveform 2	1.0 1.0			1.5 1.5		ns
t _s (H) t _s (L)	Setup time D _S to CP	Waveform 2	1.0 1.0			1.5 1.5		ns
t _h (H) t _h (L)	Hold time D _S to CP	Waveform 2	2.0 2.0			2.5 2.5		ns
t _s (H) t _s (L)	Setup time PE to CP	Waveform 2	3.5 3.5		400 0000000	4.0 4.0		ns
_ի (H) _ի (L)	Hold time PE to CP	Waveform 2	0.0 0.0		-	0.0 0.0		ns
t _s (H) t _s (L)	Setup time D _{nB} to LE	Waveform 2	0.0 0.0			0.0 0.0		ns
t _h (H) t _h (L)	Hold time D _{nB} to LE	Waveform 2	3.0 3.0			4.0 4.0		ns
t _s (H) t _s (L)	Setup time SA/B to CP	Waveform 2	4.5 4.5	-		5.0 5.0		ns
t _h (H) t _h (L)	Hold time SA/B to CP	Waveform 2	0.0 0.0			0.0 0.0		ns
t (H) t (L)	Clock pulse width, High or Low	Waveform 1	4.5 4.5			5.5 5.0		ns
t _w (H)	Latch Enable pulse width, High	Waveform 1	4.5			5.0		ns

AC WAVEFORMS



Document No.	853-1208
ECN No.	99396
Date of issue	April 18, 1990
Status	Product Specification
FAST Products	

FEATURES

- · High speed parallel latches
- Extra data width for wide address/ data paths or busses carrying parity
- High impedance NPN base input structure minimizes bus loading
- I_{IL} is 20μA vs 1000μA for AM29841 series
- Buffered control inputs to reduce AC effects
- Ideal where high speed, light loading, or increased fan-in are required as with MOS microprocessors
- Positive and negative over-shoots are clamped to ground
- 3-state outputs glitch free during power-up and power-down
- 48mA sink current
- Slim Dip 300 mil package
- · Broadside pinout
- Pin-for-pin and function compatible with AMD AM29841-846 series

DESCRIPTION

The 'F841-'846 bus interface latch series are designed to provide extra data width for wider address/data paths of busses carrying parity.

The 'F841-'F846 series are functionally and pin compatible to the AMD AM29841-AM29846 series.

The 'F841 consists of ten D-type latches with 3-state outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is High. This allows asynchronous operation, as the output transition follows the data in transition. On the LE High-to-Low transition, the data that meets the setup and hold time is latched. Data appears on the bus when the Output

FAST 74F841/842/843/844/ 845/846 Bus Interface Latches

'F841/'F842 10-Bit Bus Interface Latches, NINV/INV (3-State) 'F843/'F844 9-Bit Bus Interface Latches, NINV/INV (3-State) 'F845/'F846 8-Bit Bus Interface Latches, NINV/INV (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F841, 74F842	5.5ns	60mA
74F843, 74F845	5.5ns	75mA
74F844, 74F846	6.2ns	60mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
24-Pin Plastic Slim DIP	N74F841N, N74F842N, N74F843N,
(300mil)	N74F844N, N74F845N, N74F846N
24-Pin Plastic SOL	N74F841D, N74F842D, N74F843D,
24-1 III Flastic SOL	N74F844D, N74F845D, N74F846D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D _n	Data inputs	1.0/0.033	20μΑ/20μΑ
LE	Latch Enable input	1.0/0.033	20μΑ/20μΑ
ŌĒ, ŌĒ	Output Enable input (active-Low)	1.0/0.033	20μΑ/20μΑ
MR	Master Reset input (active-Low)	1.0/0.033	20μΑ/20μΑ
PRE	Preset input (active-Low)	1.0/0.033	20μΑ/20μΑ
Q _n	Data outputs	1200/80	24mA/48mA
$\overline{\mathbf{Q}}_{n}$	Data outputs	1200/80	24mA/48mA

NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

Enable (OE) is Low. When OE is High the output is in the High-impedance state.

The 'F842 is the inverted output version of 'F841

The 'F843 consists of nine D-type latches with 3-state outputs. In addition to the LE and \overline{OE} pins, the 'F843 has a Master Reset (\overline{MR}) pin and Preset (\overline{PRE}) pin. These pins are ideal for parity bus interfacing in high performance systems. When \overline{MR} is Low, the outputs are Low if \overline{OE} is Low. When \overline{MR} is High, data can be entered into the latch. When \overline{PRE} is Low.


the outputs are High, if \overline{OE} is Low. \overline{PRE} overrides \overline{MR} .

The 'F844 is the inverted output version of 'F843.


Bus Interface Latches

FAST 74F841/842/843/844/845/846

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



Document No.	853-0088
ECN No.	97744
Date of issue	September 27, 1989
Status	Product Specification
FAST Products	


FEATURES

- High Impedance NPN base Inputs for reduced loadling (20µA in High and Low state)
- Stores 16-Bit-Wide data inputs, multiplexed 8-Bit outputs
- Propagation delay 7.0ns typical
- · Power supply current 70mA typical

DESCRIPTION

The 74F1604 is a Dual Octal Transparent Latch. Organized as 8-bit A and B latches, the latch outputs are connected by pairs to eight 2-input multiplexers. A Select (SELECT A/B) input determines whether the A or B latch contents are multiplexed to the eight outputs. Data from the B inputs are selected when SELECT A/B is Low: data from the A inputs are selected when SELECT A/B is High. Data enters the latch on the falling

PIN CONFIGURATION



FAST 74F1604 LATCH

Dual Octal Latch

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F1604	7.0 ns	70mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
28-Pin Plastic DIP	N74F1604N
28-Pin Plastic SOL	N74F1604D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A _n , B _n	Data inputs	1.0/.033	20μΑ/20μΑ
SELECT A/B	Select input	1.0/.033	20μΑ/20μΑ
ΙĒ	Latch Enable input (Active Low)	1.0/.033	20μΑ/20μΑ
Q ₀ - Q ₇	Data outputs	50/33	1.0mA/20mA


NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


edge of the Latch Enable ($\overline{\text{LE}}$) input. The Latch remains transparent to the data inputs while $\overline{\text{LE}}$ is Low, and stores the

data that is present one setup time before the Low-to-High Latch Enable transition

LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



Document No.	
ECN No.	
Date of issue	August 23, 1989
Status	Preliminary Specification

FAST 74F1760 4-Way Latched Address Multiplexer

FEATURES

- Consists of 10 bit wide 4-1 multiplexer
- Separate address latch input for each channel
- · 3-state address outputs
- Designed for address multiplexing of dynamic RAMs and other applications

TYPE	TYPICAL PRPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F1760	5.5ns	55 mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ± 10%; T _A =0°C to 70°C
64-Pin Plastic DIP	74F1760N
68-Pin PLCC	74F1760A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ -A ₉	Address Inputs	1.0/1.0	20 μA/0.6 mA
B _o -B ₉	Address Inputs	1.0/1.0	20 μA/0.6 mA
C ₀ -C ₉	Address Inputs	1.0/1.0	20 μA/0.6 mA
D ₀ -D ₉	Address Inputs	1.0/1.0	20 μ A /0.6 mA
SEL ₀ -SEL,	Select Inputs	1.0/1.0	20 μA/0.6 mA
ALE	Address Latch Enable input	1.0/1.0	20 μA/0.6 mA
ALE _B	Address Latch Enable input	1.0/1.0	20 μA/0.6 mA
ALE _C	Address Latch Enable input	1.0/1.0	20 μ A /0.6 m A
ALE _D	Address Latch Enable input	1.0/1.0	20 μ A /0.6 mA
ŌĒ	Output Enable input	1.0/1.0	20 μ A /0.6 mA
Q ₀ -Q ₉	Address Outputs	N/A	15 mA/24 mA

NOTE:


One (1.0) FAST Unit Load is defined as 20 uA in the HIGH state and 0.6 mA in the LOW state.

PRODUCT DESCRIPTION

The 'F1760 is a 10 bit wide 4-1 multiplexer. Each 10-bit channel has a separate address latch enable pin thus eliminating the need for external address latches. The 'F1760 has a common pair of Select (SEL₀, SEL₁) inputs to select between channels and a common Output Enable (OE) pin to control the 3-State outputs.

FAST 74F1760


PIN CONFIGURATION



PIN DESCRIPTION

CVMDOL	PI	NS	TYPE	NAME AND FUNCTION
SYMBOL	DIP	PLCC	ITPE	NAME AND FUNCTION
A ₀ -A ₉	57-64, 1-2	63-68, 1-4	Inputs	Address inputs
B _o -B ₉	4-13	6-15	Inputs	Address inputs
C ₀ -C ₉	18-27	20-29	Inputs	Address inputs
D _o -D ₉	29-38	31-40	Inputs	Address inputs
ALE	3	5	Input	Address Latch Enable for A ₀ -A ₉
ALEB	14	16	Input	Address Latch Enable for B ₀ -B ₉
ALE _C	28	30	Input	Address Latch Enable for C ₀ -C ₉
ALE _D	39	41	Input	Address Latch Enable for D ₀ -D ₉
SEL _o	40	42	Input	Select input
SEL ₁	41	43	Input	Select input
ŌĒ	42	44	Input	Output Enable input
Q ₉ -Q ₀	44-48, 51-55	47-51, 56-60	Outputs	Address outputs

BLOCK DIAGRAM



FAST 74F1760

FUNCTION TABLE

A ₀ -A ₉	ALEA	B ₀ -B ₉	ALEB	Co-Co	ALEC	D ₀ -D ₉	ALED	SELO	SEL ₁	Q ₀ -Q ₉	ŌĒ	COMMENTS
XX	XX	XX	XX	xx	XX	XX	XX	XX	XX	Hi-Z	High	Outputs 3-stated
a ₀ -a ₉	1	XX	xx	хх	хх	XX	ХХ	хх	ХХ	XX	xx	A-inputs latched into latch A
a ₀ -a ₉	Note	XX	XX	XX	XX	XX	XX	Low	Low	a ₀ -a ₉	Low	a ₀ -a ₉ appear on Y ₀ -Y ₉ outputs
xx	xx	р ⁰ -р ⁸	1	XX	XX	xx	xx	xx	XX	XX	xx	B-inputs latched into latch B
xx	xx	b ₀ -b ₉	Note	xx	XX	xx	xx	High	Low	b ₀ -b ₉	Low	b ₀ -b ₉ appear on Y ₀ -Y ₉ outputs
xx	xx	XX	xx	c ₀ -c ₉	1	хх	xx	xx	xx	xx	xx	C-inputs latched into latch C
XX	XX	XX	XX	c ₀ -c ₉	Note	XX	XX	Low	High	c ₀ -c ₉	Low	c ₀ -c ₉ appear on Y ₀ -Y ₉ outputs
XX	xx	XX	xx	xx	xx	d ₀ -d ₉	1	xx	xx	xx	xx	D-inputs latched into latch A
xx	xx	XX	xx	XX	xx	d ₀ -d ₉	Note	High	High	d ₀ -d ₉	Low	d ₀ -d ₉ appear on Y ₀ -Y ₉ outputs

NOTE:

ALE, may be High (transparent mode) or Low (if data has been latched previously by a High to Low transition on ALE,

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
l _{out}	Current applied to output in Low output state	500	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATION CONDITIONS

	PARAMETER				
SYMBOL	PARAMETER	Min	Nom	Max	UNIT
v _{cc}	Supply voltage	4.5	5.0	5.5	٧
V _{IH}	High-level input voltage	2.0			٧
V _{IL}	Low-level input voltage			0.8	٧
I _{IK}	Input clamp current			-18	mA
Гон	High-level output current ¹			-15	mA
I _{OL}	Low-level output current ¹			24	mA
T _A	Operating free-air temperature range	0		70	°C

NOTE:

August 23, 1989

183

^{1.} Transcient currents will exceed these values in actual operation

FAST 74F1760

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				LIMITS					
SYMBOL	PARAMETER	TEST CONDITIONS ¹				Typ ²	Max	UNIT	
		V _{CC} = MIN,	154	±10%V _{CC}	2.5			V	
V _{OH}	High-level output voltage	V _{IL} = MAX,	I _{OH} = -15mA	±5%V _{CC}	2.7	3.4		٧	
			I _{OH2} = -35mA	±10%V _{CC}	2.4			٧	
		V _{CC} = MIN,		±10%V _{CC}	1	0.35	0.50	٧	
VOL	Low-level output voltage	V _{IL} = MAX,	$V_{IL} = MAX$	I _{OL} = 24mA	±5%V _{CC}		0.35	0.50	٧
		V _{IH} = MIN	I _{OL2} ⁴ = 60mA	±10%V _{CC}		0.45	0.80	٧	
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I				-0.73	-1.2	٧	
4	Input current at maximum input voltage	V _{CC} =0.0V, V	= 7.0V				100	μΑ	
I _{IH}	High-level input current	V _{CC} = MAX, V ₁ = 2.7V					20	μΑ	
'L	Low-level input current	V _{CC} = MAX, V _I = 0.5V					-0.6	mA	
los	Short circuit output current ⁵	V _{CC} = MAX			-100		-225	mA	
^I cc	Supply current (total)	V _{CC} = MAX				55	75	mA	

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.

^{3.} $I_{\mbox{OH2}}$ is the current necessary to guarantee a Low to High transition in a 70 $\!\Omega$ transmission line.

^{4.} $I_{\mbox{OL2}}$ is the current necessary to guarantee a High to Low transition in a 70 Ω transmission line.

^{5.} Not more than one output should be shorted at a time. For testing I_{co}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{co} tests should be performed last.

FAST 74F1760

4-Way Latched Address Multiplexer


AC EL	ECTRICAL	. CHARA	CTERISTICS
-------	----------	---------	------------

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	$ \begin{array}{c c} & T_A = +25^{\circ}C \\ \hline V_{CC} = 5V \\ \hline C_L = 300 pF \\ \hline R_L = 70 \Omega \\ \end{array} $		$\hat{V}_{CC} = 5V$ $C_{L} = 300pF$ $\hat{V}_{CC} = 5V \pm 10\%$ $C_{L} = 300pF$		V ±10% 300pF	UNIT
			Min	Тур	Max	Min	Max	
t _{PLH}	Propagation delay An, Bn, Cn, Dn to Qn	Waveform 1	4.0 4.0	4.5 4.5	8.0 8.0	4.0 4.0	7.0 7.0	ns
t _{PLH} t _{PHL}	Propagation delay SEL _n to Q _n	Waveform 2	4.0 4.0	5.5 4.5	8.0 8.0	4.0 4.0	7.0 7.0	ns
t _{PZH}	Output Enable time OE to Qn	Waveform 4 Waveform 5	2.0 4.0	3.0 5.0	4.0 7.0	2.0 4.0	4.0 7.0	ns
t _{PZH} t _{PZL}	Output Disable time OE to Q _n	Waveform 4 Waveform 5	2.0 2.0	3.0 3.5	4.0 5.5	2.0 2.0	4.0 5.5	ns

AC SETUP REQUIREMENTS


					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L =300pF R _L = 70Ω	:	V _{CC} = 5	to +70°C iV ±10% 300pF : 70Ω	UNIT
	·		Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low An, Bn, Cn, Dn to ALEn	Waveform 3	2.0 2.0			2.0 2.0		ns
t _h (H) t _h (L)	Hold time, High or Low A _n , B _n , C _n , D _n to ALE _n	Waveform 3	2.0 2.0			2.0 2.0		ns

AC WAVEFORMS



FAST 74F1760

TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State Outputs

SWITCH POSITION


TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



 $V_{M} = 1.5V$ Input Pulse Definition

FAMILY	INP	INPUT PULSE REQUIREMENTS							
I AMILI	Amplitude	t _{TLH}	t _{THL}						
74F	3.0V	1MHz	500ns	2.5ns	2.5ns				

FAST 74F1763 Intelligent DRAM Controller (IDC)

FAST Products

FEATURES

- · DRAM signal timing generator
- Automatic refresh circuitry
- Selectable row address hold and RAS precharge times
- · Facilitates page mode accesses
- Controls 1 MBit DRAMs
- Intelligent burst-mode refresh after page-mode access cycles

PRODUCT DESCRIPTION

The Philips Intelligent Dynamic RAM Controller is a 1 MBit, single-port version of the 74F764 Dual Port Dynamic RAM Controller. It contains automatic signal timing, address multiplexing and refresh control required for interfacing with dynamic RAMs. Additional features have been added to this device to take advantage of technological advances in Dvnamic RAMs. A Page-Mode access pin allows the user to assert RAS for the entire access cycle rather than the predefined four-clock-cycle pulse width used for normal random access cycles. In addition, the user has the ability to select the RAS precharge time and Row-Address Hold time to fit the particular DRAMs being used. DTACK has been modified from previous family parts to become a negative true, tri-stated output. The options for latched or unlatched address are contained on a single device by the addition of an Address Latch Enable (ALE) input. Finally, a burst refresh monitor has been added to ensure complete refreshing after lengthy pagemode access cycles. With a maximum clock frequency of 100 MHz, the F1763 is capable of controlling DRAM arrays with access times down to 40 nsec.

Product Specification

TYPE	f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F1763	100 MHz	150 mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ± 10%; T _A =0°C to 70°C
48-Pin Plastic DIP	N74F1763N
44-Pin PLCC	N74F1763A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW	
REQ	DRAM Request Input	1.0/1.0	20 μA/0.6 mA	
СР	Clock Input	1.0/1.0	20 A/0.6 mA	
PAGE	AGE Page Mode Select Input		20 A/0.6 mA	
PRECHRG	RAS Precharge Select Input	1.0/1.0	20 A/0.6 mA	
HLDROW	Row Hold Select Input	1.0/1.0	20 A/0.6 mA	
DTACK	Data Transfer Ack. Output	50/80	35 mA/60 mA	
GNT	Access Grant Output	50/80	35 mA/60 mA	
RCP	Refresh Clock Input	1.0/1.0	20 A/0.6 mA	
RA0-9	Row Address Inputs	1.0/1.0	20 A/0.6 mA	
CA0-9	Column Address Inputs	1.0/1.0	20 A/0.6 mA	
ALE	Address Latch Enable Input	1.0/1.0	20 A/0.6 mA	
RAS	Row Address Strobe Output	N/A*	35 mA/60 mA	
CAS	Column Address Strobe Output	N/A*	35 mA/60 mA	
MA0-9	DRAM Address Outputs	N/A*	35 mA/60 mA	


NOTE:

One (1.0) FAST Unit Load is defined as 20 uA in the HIGH state and 0.6 mA in the LOW state.


* FAST Unit Loads do not correspond to DRAM Input Loads. See Functional Description for details.

FAST 74F1763


BLOCK DIAGRAM



DIP PIN CONFIGURATION



PLCC PIN CONFIGURATION



FAST 74F1763

PIN DESCRIPTION

OVERDOL	PI	NS		MAME AND PUNCTON				
SYMBOL	DIP	PLCC	TYPE	NAME AND FUNCTION				
REQ	48	44	Input	Active Low Memory Access Request input, must be asserted for the entire DRAM access cycle. REQ is sampled on the rising edge of the CP clock.				
GNT	1	1	Input	Active High Grant output. When High indicates that a DRAM access (inactive during refresh) cycle has begun. Asserted from the rising edge of the CP clock.				
PAGE	47	43	Input	Active Low Page-Mode Access input. Forces the IDC to keep RAS asserted for as long as the PAGE input is Low and REQ is asserted Low.				
HLDROW	2	2	Input	Row Address Hold input. If Low will configure the IDC to maintain the row addresses for a full CP clock cycle after RAS is asserted. If High will program the IDC to maintain row addresses for a 1/2 CP clock cycle after RAS is asserted.				
PRECHRG	3	3	Input	RAS Precharge input. A Low will program the IDC to guarantee a minimum of 4 CP clock cycles of precharge. A High will guarantee 3 clock cycles of precharge.				
СР	46	42	Input	Clock input. Used by the Controller for all timing and arbitration functions.				
RCP	45	41	Input	Refresh Clock input. Divided internally by 64 to produce an internal Refresh Request.				
DTACK	6	6	Output	Active Low, 3-state Data Transfer Acknowledge output. Enabled by the REQ input and asserted four clock cycles after the assertion of RAS. 3-stated when REQ goes High.				
RA0-9	44,42, 40,35, 33,31, 29,27, 25,23	40, 38, 36, 33, 31, 29, 27, 25, 23, 21	Inputs	Row Address inputs.				
CA0-9	43,41, 39,34, 32,30, 28,26, 24,22	39, 37, 35, 32, 30, 28, 26, 24, 22, 20	Inputs	Column Address inputs. Propagated to the MA0-9 outputs 1 CP clock cycle after RAS is asserted, if HLDROW=0 or 1/2 clock cycle later if HLDROW is 1.				
RAS	4	4	Output	Active Low Row Address Strobe. Asserted for four clock cycles during each refresh cycle regardless of the PAGE input. Also asserted for four clock cycles during processor access if the PAGE input is High. If PAGE is Low, RAS is negated upon negation of PAGE or REQ, whichever occurs first.				
CAS	5	5	Output	Active Low Column Address Strobe. Always asserted 1.5 CP clock cycles after the assertion of RAS. Negated upon negation of REQ. HLDROW input pin does not affect RAS to CAS timing.				
MA0-9	7-10, 15-20	7-10, 13-18	Output	DRAM multiplexed address outputs. Row and column addresses asserted on these pins during an access cycle. Refresh counter addresses presented on these outputs during refresh cycles.				
ALE	21	19	Input	Active Low Address Latch Enable input. A Low on this pin will cause the address latches to be transparent. A High level will latch the RA0-9 & CA0-9 inputs.				
v _{cc}	36-38	34		+5 V ± 10% Supply voltage.				
GND	11-14	11, 12		Ground				

FUNCTIONAL DESCRIPTION

The 74F1763 1 Megabit Intelligent DRAM Controller (IDC) is a synchronous device with most signal timing being a function of the CP input clock.

Arbitration:

Once the DRAM's RAS precharge time has been satisfied, the REQ input is sampled on each rising edge of the CP clock and an internally generated refresh request is sampled on each falling edge of the same clock. When only one of these requests is sampled as active the appropriate memory cycle will begin immediately. For a memory access cycle this will be indicated by GNT and RAS outputs both being asserted and for a refresh cycle by multiplexing refresh address to the MA0-9 outputs and subsequent assertion of RAS after 1/2CP clock cycle. If both memory access and refresh requests are active at a given time the request sampled first will begin immediately and the other request (if still asserted) will be serviced upon completion of the current cycle and it's associated RAS precharge time.

Memory access:

The row (RA0-9) and column (CA0-9) address inputs are latched when ALE input is High. When ALE is Low the input addresses propagate directly to the outputs. When GNT and RAS are asserted, after a REQ has been sampled the RA0-9 address inputs will have already propagated to the MA0-9 outputs for the row address. One or one-half CP clock cycles later (depending on the state of the HLDROW input) the column address (CA0-9) inputs are propagated to the

Row address hold times:

If the HLDROW input of the IDC is High the row address outputs will remain valid 1/2 CP clock cycle after RAS is asserted. If the HLDROW input is Low the row address outputs will remain valid one CP clock cycle after RAS is asserted.

RAS precharge timing:

In order to meet the RAS precharge requirement of dynamic RAMs, the controller will hold-off a subsequent RAS signal assertion due to a processor access request or a refresh cycle for four or three full CP clock cycles from the previous negation of RAS, depending on the state of the PRECHRG input. If the PRECHRG input is Low, RAS remains High for at least 4 CP clock cycles. If the PRECHRG input is High RAS remains High for at least 3 CP clock cycles.

Refresh timing:

The refresh address counter wakes-up in an all 1's state and is an up counter. The refresh clock (RCP) is internally divided down by 64 to produce an internal refresh request. This refresh request is recognized either immediately or at the end of a running memory access cycle. Due to the

possibility that page mode access cycles may be lengthy, the controller keeps track of how many refresh requests have been missed by logging them internally (up to 128) and servicing any pending refresh requests at the end of the memory access cycle. The controller performs RAS-only refresh cycles until all pending refresh requests are depleted.

Page-mode access:

Fast accesses to consecutive locations of DRAM can be realized by asserting the PAGE input as shown in the timing waveforms. In this mode, the controller does not automatically negate RAS after four CP clock cycles, but keeps it asserted throughout the access cycle. By using external gates, the CAS output can be gated on and off while changing the column address inputs to the controller. which will propogate to the MA₀- MA₀ address outputs and provide a new column address. This is only useful if the ALE input is Low, enabling the user to change addresses. This mode can be used with DRAMs that support page or nibble mode addressing.

Output driving characteristics:

Considering the transmission line characteristic of the DRAM arrays, the outputs of the IDC have been designed to provide incident-edge switching (in Dual-Inline-Packaged memory arrays), needed in high performance systems. For more information on the driving characteristics, please refer to Signetics application note number AN218. The driving characteristics of the 74F1763 are the same as those of the 74F765 shown in the application note.

FAST Products Product Specification

Intelligent DRAM Controller (IDC)

FAST 74F1763

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{out}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
I _{out}	Current applied to output in Low output state	120	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATION CONDITIONS

SYMBOL			LIMITS				
	PARAMETER	Min	Nom	Max	UNIT		
v _{cc}	Supply voltage	4.5	5.0	5.5	٧		
V _{IH}	High-level input voltage	2.0			٧		
V _L	Low-level input voltage			0.8	٧		
I _{IK}	Input clamp current			-18	mA		
Гон	High-level output current ¹			-15	mA		
l _{OL}	Low-level output current ¹			24	mA		
TA	Operating free-air temperature range	0		70	°C		

NOTE:

^{1.} Transient currents will exceed these values in actual operation.

FAST 74F1763

ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

0.44001	DADAMETER	1			LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS ¹				Typ ²	Max	UNIT
	High-level output voltage	V _{CC} = MIN,		±10%V _{CC}	2.5		-	V
V _{OH}		$V_{IL} = MAX,$	I _{OH} = -15mA	±5%V _{CC}	2.7	3.4		V
		V _{IH} = MIN	$I_{OH2}^{3} = -35mA$	±5%V _{CC}	2.4			V
	Low-level output voltage	V _{CC} = MIN,	$V_{CC} = MIN,$ $V_{IL} = MAX,$ $I_{OL} = 24mA$	±10%V _{CC}		0.35	0.50	٧
V _{OL}		,		±5%V _{CC}		0.35	0.50	٧
		V _{IH} = MIN	I _{OL2} ⁴ = 60mA	±5%V _{CC}		0.45	0.80	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-0.73	-1.2	٧
4	Input current at maximum input voltage	V _{CC} =0.0V, V _I = 7.0V					100	μА
l _{IH}	High-level input current	V _{CC} = MAX, \	/ _I = 2.7V				20	μА
111	Low-level input current	V _{CC} = MAX, \	/ _I = 0.5V				-0.6	mA
los	Output current ⁵	V _{CC} = MAX, V _O = 2.25V					-225	mA
l _{cc}	Supply current (total)	V _{CC} = MAX					220	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable

^{2.} All typical values are at V_{cc} = 5V, T_A = 25°C. 3. I_{OH2} is transient current necessary to guarantee a Low to High transition in a 70 Ω transmission line.

^{5.} logs is transient current necessary to guarantee a High to Low transition in a 70st transmission line.

5. Not more than one output should be shorted at a time. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, Ios tests should be performed last.

FAST 74F1763

AC ELECTRICAL CHARACTERISTICS

	PARAMETER		LIMITS					
NO		TEST CONDITIONS	V,	T _A =25°C =+5.0V ± C _L =300pl	10%	T_A =0°C to +70°C V_{cc} =+5.0V ±10% C_L =300pF RL=70Ω		UNIT
			Min	RL=70Ω Typ	Max	Min	Max	
1	CP clock period (tcp)		10	.,,,,	WIGA	10	IVIGA	ns
2	CP clock low time		5			5		ns
3	CP clock high time		5			5		ns
4	RCP clock period		100			100		ns
5	RCP clock low time		10			10		ns
6	RCP clock high time		10			10		ns
7	Setup time REQ(↓) to CP(↑)		4	2		4		ns
8	REQ High hold time after CP(1) (Note 1)		0			0		ns
9	REQ High pulse width (Note 2)		1/2tcp+5	1/2tcp+5	1/2tcp+5	1/2tcp+5	1/2tcp+5	ns
10	Propagation delay CP(1) to GNT High	·.	8.5	11	13.5	8.5	15.5	ns
11	Propagation delay REQ(↑) to GNT Low		8.5	10.5	13	8.5	14	ns
12	ALE pulse width Low		-4	1		4		ns
13	RA0-9,CA0-9 High or Low setup to ALE(1)		2	O		2		ns
14	ĀLĒ(↑) to RA0-9,CA0-9 High or Low hold		1	0		1		ns
15	Propagation delay RA0-9,CA0-9 High or Low to MA0-9 (Note 3)	ALE Low	4	7.5	11	4	14	ns
16	Propagation delay ALE(↓) to MA0-9		5.5	8.5	13	5.5	15	ns
17	Propagation delay CP(↑) to RAS(↓)	·	8.5	10.5	12.5	8.5	14	ns
18	RAS(↓) to MA0-9 (colum address) skew	HLDROW = 1	1/2tcp-2	1/2tcp+2	1/2tcp+5.5	1/2tcp-2.5	1/2tcp+7	ns
19	RAS(↓) to MA0-9 (column address) skew	HLDROW = 0	1tcp-2	1tcp+2	1tcp+5.5	1tcp-2.5	1tcp+7	ns
20	RAS(↓) to RAS(↑) skew	PAGE = 1	4tcp+1.5	4tcp+3.5	4tcp+6	4tcp+1	4tcp+6.5	ns
21	Propagation delay CP(1) to RAS(1)		12	14	16.5	12	18.5	ns
22	Propagation delay REQ(↑) to RAS(↑) (Note 4)		14.5	17.5	20	14	24	ns
23	Propagation delay CP(↓) to CAS(↓)		6	8	10	6	11	ns
24	Propagation delay PAGE(↑) to RAS(↑) (Note 4)		10	12.5	15	10	17	ns
25	RAS(↓) to CAS(↓) skew		1.5tcp-4.5	1.5tcp-2.5	1.5tcp-o.5	1.5tcp-5.5	1.5tcp	ns
26	Propagation delay REQ(↑) to CAS(↑)		10	12	15	10	17	ns
27	MA0-9 (column address) to CAS(↓) skew		1tcp-8	1tcp-4	1tcp-0.5	1tcp-9	1tcp-0.5	ns

FAST 74F1763

AC ELECTRICAL CHARACTERISTICS

				LIMITS				
NO	PARAMETER	TEST CONDITIONS		T _A =25°C =+5.0V <u>+</u> C _L =300p	10% F	T _A =0°C to +70°C V _{cc} =+5.0V±10% C _L =300pF		UNIT
			- NO.	RL=700		RL=		1
			Min	Тур	Max	Min	Max	
28	MA0-9 (column address) to $\overline{CAS}(\downarrow)$ skew	HLDROW = 0	1/2tcp-8	1/2tcp-4	1/2tcp-0.5	1/2tcp-9	1/2tcp-0.5	ns
29	Set-up time PAGE(↓) to CP(↑)		2			2	·.	ns
30	Propagation delay REQ(↓) to DTACK(↑)		6	8	11.5	6	12	ns
31	Propagation delay CP(\uparrow) to $\overline{DTACK}(\downarrow)$		7.5	9.5	12	7.5	13	ns
32	Propagation delay REQ(1) to DTACK(3-state)		9	12	13	9	15.5	ns
33	MA0-9 (refresh address) to RAS(↓) skew		1/2tcp-5			1/2tcp-6.5	·	ns
34	RAS(↓) to MA0-9 (refresh addres) skew		1tcp-2			1tcp-2.5		ns
35	RAS(↑) to RAS(↓) skew (precharge)	PRECHRG = 0	4tcp-6	4tcp-3.5	4tcp-1.5	4tcp-6.5	4tcp-6.5	ns
36	RAS(↑) to RAS(↓) skew (precharge)	PRECHRG = 1	3tcp-6	3tcp-3.5	3tcp-1.5	3tcp+1	3tcp-6.5	ns


Note1: REQ High hold means that, if REQ is High at the rising clock edge, it is guaranteed that the REQ input was not samples as Low. Note2: A 50% duty cycle clock is recommended. If the duty cycle of the clock is not 50%, REQ should be held high for enough time such that a falling CP clock edge samples REQ as High. This is to ensure that refresh cycles don't get locked-up.

Note3: When ALE is Low, the address input latches are in the transparant mode and therefore any changes in the address inputs will be

Notes: When ALE is Low, the accress input lateness are in the transparant mode and therefore any changes in the accress input suil be propagated to the MA0-9 outputs. Figure 2 illustrates RA0-9 inputs propagating to the MA0-9 outputs, but later in the cycle, if ALE is still Low when the CA0-9 inputs are multiplexed to the MA0-9 outputs the CA0-9 inputs will be in the transparant mode.

Note4: If PAGE is High and REQ is Low, RAS is automatically negated after approximately 4 CP clock cycles. If PAGE is Low and REQ is also Low, RAS will be negated when PAGE goes High. RAS will always be negated when REQ goes High regardless of the state of PAGE.

TIMING DIAGRAMS






Figure 2: Memory access cycle timing

Note 5: If the RA0-9 & CA0-9 address inputs are not latched, RA0-9 inputs should remain valid until row address hold time is met and CA0-9 inputs should remain valid until column address hold time is met.

Note 6: MA0-9 outputs will contain the present row address on the RA0-RA9 inputs or the last row address latched into the device.

Note 7: PAGE input may be asserted anytime before this rising clock edge inorder to hold RAS Low.

TIMING DIAGRAM




Figure 3: Refresh cycle timing following a memory access cycle

Note 8: REQ input is a don't care during a memory refresh cycle. If REQ is asserted during a refresh cycle, it will be recognized at the first rising CP clock edge, following the refresh cycle and it's associated RAS precharge time (see Figure 4).

Note 9: RA0-9 & CA0-9 address inputs may be latched at anytime during a memory refresh cycle. However, a memory access cycle will

not begin until after the completion of the refresh cycle.

Note 10: RA0-9 & CA0-9 if in the transparant mode do not propagate to the MA0-9 outputs during a refresh cycle.

Note 11: MA0-9 outputs will contain the present row address on the RA0-RA9 inputs or the last row address latched into the device.

FAST 74F1763

TIMING DIAGRAM





Figure 4: Memory access cycle timing following a refresh cycle

Note 12: If the RA0-9 & CA0-9 address inputs are not latched,RA0-9 inputs should remain valid until row address hold time is met and CA0-9 inputs should remain valid until column address hold time is met.

Note 13: MA0-9 outputs will contain the present row address on the RA0-RA9 inputs or the last row address latched into the device.

Note 14: PAGE input may be asserted anytime before this rising clock edge inorder to hold RAS Low.

FAST 74F1763



November 17, 1989

FAST Products

FAST 74F1764/1765 74F1764-1/1765-1 I Megabit DRAM Dual-Ported Controller

FEATURES

- Allows two microprocessors to access the same bank of dynamic RAM
- Performs arbitration, signal timing, address multiplexing and refresh
- 10 address output pins allow direct control of up to 1Mbit dynamic RAMs
- External address multiplexing enables control of 4Mbit (or greater) dynamic RAMs
- Separate refresh clock allows adjustable refresh timing
- 74F1764/F1764-1 have on-chip 20-bit address input latch
- Allows control of dynamic RAMS with row access times down to 40ns
- 74F1764/F1765 output drivers designed for incident wave switching
- 74F1764-1/F1765-1 output drivers designed for first reflected wave switching

DESCRIPTION

The 74F1764/1765 DRAM Dual-ported Controller is a high speed synchronous dual-port arbiter and timing generator that allows two microprocessors, microcontrollers, or any other memory accessing device to share the same block of DRAM. The device performs arbitration, signal timing, address multiplexing, and refresh address generation, replacing up to 25 discrete devices.

74F1764 vs 74F1765

The 74F1764 though functionally and pin to pin compatible with the 74F1765 differs from the later in that it has an on-chip address input latch. This is useful in systems that have unlatched or multiplexed address and data bus.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F1764/1765	150MHz	150mA
74F1764-1/1765-1	150MHz	125mA

ORDERING INFORMATION

Product Specification

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C			
48-Pin Plastic DIP	N74F1764N, N74F1765N, N74F1764-1N, N74F1765-1N			
44-Pin PLCC	N74F1764A, N74F1765A, N74F1764-1A, N74F1765-1A			

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

	INFO I AND COTFOT ECADING AND I ANGOOT TABLE									
-	PI	NS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW					
I	RA ₀ - RA ₉		Row address inputs	1.0/1.0	20μΑ/0.6mA					
I	CA ₀ - CA ₉	-	Column address inputs	1.0/1.0	20μΑ/0.6mA					
	REO, REO2		Memory access request inputs	1.0/1.0	20μΑ/0.6mA					
I	СР		Clock input	1.0/1.0	20μΑ/0.6mA					
	RCP		Refresh clock input	1.0/1.0	20μΑ/0.6mA					
	SEL SEL	'F1764/1765	Select outputs	750/40	15.0mA/24mA					
	SEL ₁ , SEL ₂	'F1764-1/1765-1	Select outputs	1000/13.3	20.0mA/8mA					
		'F1764/1765	Memory address outputs	750/40	15.0mA/24mA					
t e	MA ₀ - MA ₉	'F1764-1/1765-1	memory address dupots	1000/13.3	20.0mA/8mA					
t	OUT	'F1764/1765	Grant output	750/40	15.0mA/24mA					
9	GNT	F1764-1/1765-1	стан осфог	1000/13.3	20.0mA/8mA					
l. Il	RAS	°F1764/1765	Row address strobe output	750/40	15.0mA/24mA					
h	HAS	'F1764-1/1765-1	NOW address shope output	1000/13.3	20.0mA/8mA					
5	WG	'F1764/1765	Write gate output	750/40	15.0mA/24mA					
	WG	F1764-1/1765-1	With Bath onthor	1000/13.3	20.0mA/8mA					
	CASEN	'F1764/1765	Column address	750/40	15.0mA/24mA					
o s	CASEN	F1764-1/1765-1	strobe enable output	1000/13.3	20.0mA/8mA					
p	DTACK	'F1764/1765	Data transfer acknowledge	750/40	15.0mA/24mA					
d d	DTACK	F1764-1/1765-1	output	1000/13.3	20.0mA/8mA					

NOTE:

^{1.}One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state

1 Megabit DRAM Dual-Ported Controllers

FAST 74F1764, 74F1765, 74F1764-1, 74F1765-1

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				LIMITS TEST CONDITIONS ¹		S	UNIT			
SYMBOL	PARAM	EIEK		TEST CONDITIONS				Typ ²	Max	UNII
V				Voc = MIN,	1 - 15mA	±10%V _{CC}	2.5			ν
V _{ОН}				$V_{II} = MAX,$	I _{OH} =-15mA	±5%V _{CC}	2.7			V
V _{OH2} 3	High-level output	t voltage		V _{IH} = MIN	I _{OH2} 3=-35mA	±5%V _{CC}	2.4			V
v			74F1764-1	V _{CC} = MIN,	1 - 20mA	±10%V _{CC}	2.4	2.7		٧
*он			74F1765-1	VIL = MIXX,	I _{OH} =-20mA	±5%V _{CC}	2.6	3.0		V
				V _{CC} = MIN,	1 -24mA	±10%V _{CC}		0.35	0.50	V
				$V_{II} = MAX,$	I _{OL} =24mA	±5%V _{CC}		0.35	0.50	٧
V _{OL2} 3	Low-level output			V _{IH} = MIN	I _{OL2} ⁴ =60mA	±5%V _{CC}		0.45	0.80	V
	Low-level output	voltage		V _{CC} = MIN, V _{IL} = MAX,	I _{OL} =8mA	±10%V _{CC}		0.30	0.50	٧
'OL			74F1764-1			±5%V _{CC}		0.30	0.50	V
V _{OL2} ³			/4F1/65-1	V _{IH} = MIN	I _{OL2} 3=75mA	±5%V _{CC}		2.1	2.5	V
V _{IK}	Input clamp volta	age		V _{CC} = MIN, I _I = I _{IK}				-0.73	-1.2	٧
1,	Input current at r	nput clamp voltage nput current at maximum input voltage ligh-level input current		V _{CC} =0.0V, V _I = 7.0V					100	μА
¹ IH	High-level input								20	μА
l _{IL}	Low-level input of	current		V _{CC} =MAX, V _I	= 0.5V				-0.6	mA
ı	Short-circuit _		74F1764 74F1765	V _{CC} =MAX			-100		-225	mA
'os	output current ⁵		74F1764-1 74F1765-1	74F1764 74F1765 V _{IL} = MAX, V _{IL} = MIN, V _{IL} = MAX, V _{IL} = MIN, V			-60	100	-150	mA
		I _{CCH}	74F1764					150	200	mA
	Supply surrout	I _{CCL}	74F1765	V -MAY				165	210	mA
I _I	Supply current (total)		74F1764-1	VCC =IVIAA				120	165	mA
		ICCL	74F1765-1					125	170	mA

NOTES:

May 11, 1989 200

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.

^{3.} Refer to Appendix A.

^{4.} Refer to Appendix A.

^{5.} Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Document No.	853-
ECN No.	
Date of issue	June 4, 1990
Status	Product Specification
FAST Products	

FEATURES

- · Allows burst-mode access for systems using Nibble/Page/Static column mode DRAMs
- Complete control of DRAM access. acknowledge, refresh and address multiplexing functions
- True RAS interleaving for minimum refresh and RAS precharge overhead
- Asynchronous arbitration to speed up accesses
- Selectable Precharge and Acknowledge times
- · Selectable Row address hold times
- · Supports CAS before RAS refresh
- Allows control of dynamic RAMs with row access times down to 30ns
- Output drivers designed for incident wave switching

DESCRIPTION

DRAMs.

The Philips Burst Mode DRAM Contro ler (BMDC) is a high performance memor timing generator designed to support Page Nibble or Static Column modes of operatio in addition to the normal DRAM acces cycles. It performs memory access/refres arbitration, refresh and memory acces timing, RAS interleaving, CAS byte decod ing and controls up to four banks of DRAN

The BMDC generates DRAM timing an thus requires a companion address mult plexer like the 74F1762 Memory Addres Multiplexer for row and column address generation. This provides the flexibility of using the controller with any size of DRAI array by simply using an appropriate address multiplexer. For example when used NOTE:

dress multiplexer. For example when used 1.0ne (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state

FAST 74F1766 **Burst Mode DRAM** Controller (BMDC)

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F1766	150MHz	200mA


ORDERING INFORMATION


PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
48-Pin Plastic DIP	N74F1766N
44-Pin PLCC	N74F1766A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

	PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW		
1	¯ ₀ /A ₀ , ¯ ₁ /A _{1,} ¯ ₂ /SIZ ₀ , ¯ ₃ /SIZ _{1,}	CAS Enable inputs	1.0/1.0	20µA/0.6mA		
Γ	PRECHRG	RAS Precharge Select Input	1.0/1.0	20μA/0.6mA		
• [REQ	Memory access request input	1.0/1.0	20μA/0.6mA		
t [CP	Clock input	1.0/1.0	20μ Α /0.6mA		
$\cdot \lceil$	RCP	Refresh clock input	1.0/1.0	20μΑ/0.6mA		
	B ₀ , B ₁	Bank select inputs	1.0/1.0	20μA/0.6mA		
ı-	MR	Reset input	1.0/1.0	20μA/0.6mA		
y	BREQ	Burst request input	1.0/1.0	20μA/0.6mA		
9, n	ACKSEL	Acknowledge select input	1.0/1.0	20μA/0.6mA		
s	HLDROW	Row address hold select input	1.0/1.0	20μA/0.6mA		
h	PAGE	Page mode select input	1.0/1.0	20μA/0.6mA		
s -	CMODE	CAS mode select input	1.0/1.0	20μA/0.6mA		
1.	CWIDTH	CAS width select input	1.0/1.0	20μA/0.6mA		
d i-	ACK	Acknowledge output	750/40	3.0mA/24mA		
s	MUX	MUX Address Multiplexer output				
s of	RAS ₀₋₃	Row address strobe outputs	750/40	15.0mA/24mA		
VI	CAS ₀₀₋₃₃	Column address strobe outputs	750/40	15.0mA/24mA		

FAST 74F1766





FAST 74F1766

PIN	n	EC	CD	IDT	ION
T III	v	63	-	ırı	UN

SYMBOL	DIP	NS PLCC	TYPE	NAME AND FUNCTION
СР	2	2	Input	Clock input. Used by the controller for all timing and arbitration functions.
RCP	14	12	Input	Refresh clock input. Divided internally by 64 to produce an internal Refresh Requst.
PRECHING	15	13	Input	RAS Precharge input. A Low will program the Controller to guarantee 4 CP clock cycles of precharge. A High will guarantee 3 clock cycles of precharge.
REQ	16	14	Input	Active Low Memory Access Request input, must be asserted for the entire DRAM access cycle. REQ is sampled on the rising edge of the CP clock.
B ₀ ,B ₁	3,4	3,4	Input	RAS Bank Select inputs.See Table1 for decoding information.
BREQ	19	17	Input	Active Low Burst Request input. If active during an access cycle, the controller automatically toggles CAS _X outputs for burst access. The duration of the CAS _X outputs are controlled by the CWIDTH and PAGE inputs.
ACKSEL	21	19	Input	Acknowledge timing Select input. A Low will program the Controller to assert ACK output 2 CP clock cycles after CAS, is asserted. When High ACK output will be asserted at the time of assertion of CAS,
HLDROW	20	18	Input	Row Address Hold input. A Low will program the Controller to assert MUX output $1/2$ CP clock cycles after \overline{RAS}_{χ} is asserted. When High MUX output will be asserted at the time of assertion of \overline{RAS}_{χ} .
ACK	22	20	Output	Active Low, 3-state Acknowledge output. Asserted as selected by the ACKSEL input. This is asserted only once during a burst or non-burst memory access cycle, and is not asserted during a memory refresh cycle.
CMODE	9	9	Input	$\overline{\text{CAS}}$ Mode select input. When Low $\overline{\text{CAS}}_{\text{X}}$ outputs are enabled directly by the $\overline{\text{C}}_{\text{0-3}}$ inputs. When High $\overline{\text{CAS}}_{\text{X}}$ outputs are enabled by decoding the $\text{A}_{\text{0-1}}$ and $\text{SIZ}_{\text{0-1}}$ inputs (see Table 2).
C ₀ /A ₀	5	5	Input	CAS _{X0} enable input. As selected by the CMODE input. "X" indicates Banks 0-3.
ੋ (A₁	6	6	Input	CAS _{X1} enable input. As selected by the CMODE input. "X" indicates Banks 0-3.
C₂/SIZ₀	7	7	Input	CAS _{X2} enable input. As selected by the CMODE input. "X" indicates Banks 0-3.
C ₃ /SIZ ₁	8	8	Input	CAS _{X3} enable input. As selected by the CMODE input. "X" indicates Banks 0-3.
RAS ₀₋₃	48,43, 33,28	44,39, 31,26	Output	Active Low Row Address Strobe outputs. Asserted as dictated by the B ₀₋₁ inputs. (see Table 1 for decoding information)
CWIDTH	17	15	Input	CAS, pulse Width select input. This input selects the initial CAS, pulse width in the burst mode. When Low the initial CAS, pulse is selected equal to 3 CP clock cycles and when High it's selected equal to 2 CP clock cycles. This input is ignored in the non-burst mode.
MUX	23	21	Output	Row/Column address Multiplex output. Asserted as selected by the HLDROW input and is used by an external address multiplexer like the 74F1762.
CAS ₀₀₋₃₃	47-44, 42-39,	43-40, 38-35,	Output	Active Low Column Address Strobe outputs. Asserted when enabled by the $\overline{\text{CAS}}_{\text{X}}$ enable inputs (Table 2) and $\overline{\text{RAS}}_{\text{X}}$ bank circuitry.
	32-29,	30-27,		
	27-24	25-22		
PAGE	18	16	Input	PAGE mode select input. Controls CAS, pulse width after the initial CAS, pulse in the burst mode. When this input is Low the CAS, pulse is selected equal to 2 CP cycles and when High it's selected equal to 1 CP cycle. This is ignored in the non-burst mode.
MR	1	1	Input	Active Low Master Reset input. The first Low to High transition on the CP clock after RESET is Low will reset the controller. After reset, the 74F1766 remains in test mode until the first rising edge of CP clock.
Vcc	10-13	10,11		Power
GND	34-38	32-34		Ground

FAST 74F1766

ARCHITECTURE

The 74F1766 Burst Mode DRAM controller is a synchronous device, with all signal generation being a function of the input clock (CP).

The 'F1766 Block Diagram (Figure 1) shows the overall architecture of the device. The refresh generator uses CAS before RAS refresh and produces refresh requests based upon the frequency of the refresh clock (RCP). A memory refresh request is generated for all four banks every 64 cycles of the RCP clock. This request is arbitrated individually for all banks with it's corresponding memory access request made through the REQ input. If both memory access and refresh requests are active at a given time the request sampled first will begin immediately and the other request (if still asserted) will be serviced upon completion of the current cycle and it's associated precharge time.

Every one of the four banks have individual refresh monitors to keep track of any missed refreshes during a long page mode access. A total of 127 missed refreshes can be stored by each bank. After the page mode access cycle the controller will burst refresh that bank until all missed refreshes have been performed. In order to limit the number of outputs switching at the same time the refresh generator will stagger the refresh cycles to individual banks, starting from Bank 0. The bank select inputs (B_{0.1}) select which RAS_x output will be enabled during the access cycle. Each RAS, output has it's own arbiter and timing generator to allow true RAS interleaving between access cycles and refresh cycles. This also enables transparant RAS precharge between access cycles. The RAS precharge time can be selected by the PRECHRG input to be equal to either 3 or

4 CP clock cycles.

The timing generator allows burst or n burst accesses selected by the BREQ input. If BREQ input is asserted during a memory access cycle the controller will automatically toggle CAS, outputs for burst accesses. The duration of the first CAS_x pulse is determined by the CWIDTH input, and by the PAGE input for subsequent CAS, pulses. This is particularly useful when block moves are made into and out of memory for cache transfers. The $\overline{\text{CAS}}_{\bullet}$ outputs may be gated by the byte select linputs ($\overline{\text{C}}_{0.3}$) or by a decoding function generated by the $A_0/A_1/SIZ_1/SIZ_2/SIZ_3$ SIZ, using the CMODE input. Each RAS output has an associated set of CAS outputs for that bank, for example RAS uses CAS outputs. This allows simultaneous refresh of RAS banks while another bank is being accessed by the processor.


The ACKSEL input allows the assertion of Acknowledge (ACK) output to be either when CAS, is asserted or 2 CP clock cycles after that. ACK stays asserted in the burst mode until REQ is negated. The HLDROW input can be used to assert MUX output when RAS, is asserted or one-half CP clock cycle after that.

FUNCTIONAL DESCRIPTION

Most DRAMs require that RAS and CAS inputs be toggled a number of times before the DRAM may be used. The BMDC has an initialization feature which allows the automatic excersizing of the DRAMs. This is done by resetting the device, which forces the refresh counter to be offset by ten, thus forcing ten refresh cycles before allowing any memory access cycles. The REQ input is sampled on the rising edge of the CP clock. If no refresh request is being serviced, one of the RAS, outputs (depending on the B₀₋₁ inputs) will be asserted immediately. Depending on the state of the HLDROW input, the MUX output will be driven High either at the assertion of RAS, or onehalf CP cycle after that. One CP cycle after the assertion of RAS, the CAS, outputs enabled either by the Control or the decoded function of AnA, SIZ, SIZ, (as selected by the CMODE input) will be asserted. If the ACKSEL input is High, the ACK output will be asserted at this time; otherwise it will be asserted 2 CP cycles after this time.

The BREQ input is sampled when the CAS, outputs are initially asserted, and this determines what will take place on the CAS, outputs after their initial assertion. If BREQ is High, the RAS, MUX and CAS, outputs will remain in their present state until the negation of REQ, at which time all these signals are negated. Negation of REQ is asynchronous to the CP clock cycle and therefore is not sampled

BLOCK DIAGRAM



FAST 74F1766

by the clock. If the BREQ is Low at the assertion of CAS,, the RAS, and MUX outputs will stay in their existing state but the CAS, outputs after staying Low for 2 CP cycles will alternately be negated and asserted for one CP clock cycle if PAGE input is High or for two CP clock cycles if PAGE input is Low. This process will continue untill the negation of the REQ input, at which time the RAS, MUX, CAS, and ACK outputs will be negated.

As mentioned before, the controller guarantees a RAS precharge on all the RAS outputs to be either 3 or 4 CP clock cycles as selected by the PRECHRG input. This precharge function is independent among the RAS, outputs, which means that, by connecting the appropriate low-order address lines from the processor to the B₀₋₁ inputs, sequential accesses, a common occurance with microprocessors, will result in no precharge overhead.

The refresh function is also independent

between the RAS voutputs, which means that three RAS outputs can be performing a CAS before RAS refresh, while the fourth is in the precharge mode or is being accessed, thus reducing the overall refresh overhead.

Output driving Characteristics

Considering the transmission line characteristics of the DRAM arrays, the outputs of the DRAM controller have been designed to provide incident-edge switching (in Dual-Inline-Packaged memory ar rays), needed in high performance systems. For more information on the driving characteristics, please refer to Signetics application note number AN218. The driving characteristics of the 74F1766 are the same as those of the 74F765 shown in the application note.

Testing the BMDC

Precautions have been taken in the design of the BMDC to facilitate testing of the device. After a MR is issued and the

CP input is toggled from Low to High all internal flip-flops are brought into a known state, and the device goes into the test mode from the time MR is deasserted till the time the first Low to High transition occurs on the CP clock. During the test mode, bank refresh counters (that keep track of missed refreshes) are clocked by a High to Low transition on the $\overline{C}_{0.3}$ inputs and the main refresh counter is clocked on the rising RCP clock edge. The comparators that compare the contents of the main refresh counter and refresh counters of individual banks are clocked by the Low to High transition on the PRECHRG input and are gated on to RAS, outputs by the Coa inputs. So whenever Coa are Low, RAS outputs are disabled (pulled High). If the contents of the main refresh counter and the individual bank counters are equal, the corresponding RAS output will be High, if not equal the corresponding RAS output will be Low. This allows full testing of the Counters and comparators with relatively few lines of code.

Во	В,	RAS _o	RAS,	RAS ₂	RAS ₃
0	0	0	1	1	1
0	1	1	Ó	1	1
1	0	0	1	0	1
1	1	0	1	1	0

TABLE 1: BANK SELECT DECODE

CMODE	OPERATION	₹	C₂/SIZ₀	Ō₁/A₁	C₀/A₀	CAS _{x3}	CAS _{x2}	CAS _{X1}	CAS _{xo}
1 1 1	LONG WORD	0 0 0	0 0 0	0 0 1 1	0 1 0 1	0 0 0	0 0 0 1	0 0 1 1	0 1 1 1
1 1 1	ВҮТЕ	0 0 0	1 1 1	0 0 1 1	0 1 0 1	1 1 1 0	1 1 0 1	1 0 1 1	0 1 1 1
1 1 1	WORD	1 1 1	0 0 0	0 0 1 1	0 1 0 1	1 1 0 0	1 0 0 1	0 0 1 1	0 1 1 1
1 1 1	THREE BYTES	1 1 1 1	1 1 1	0 0 1 1	0 1 0	1 0 0	0 0 0 1	0 0 1 1	0 1 1 1

TABLE 2: BYTE SELECT DECODE

FAST Products Product Specification

Burst Mode DRAM Controller (BMDC)

FAST 74F1766

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _∞	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
lout	Current applied to output in Low output state	500	mA
TA	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	•c

RECOMMENDED OPERATING CONDITIONS

			LIMITS			UNIT
SYMBOL	PARAMETER		Min	Nom	Max	
v _{cc}	Supply voltage		4.5	5.0	5.5	٧
V _{IH}	High-level input voltage		2.0			٧
V _L	Low-level input voltage				0.8	٧
lik	Input clamp current				-18	mA
	High-level output current	All pins except ACK			-15	mA
'он	nigii-levei output current	ACK output			-3	mA
l _{OL}	Low-level output current				24	mA
T _A	Operating free-air temperature range	je	0		70	°C

FAST 74F1766

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

0.7.1			1		LIMITS				
SYMBOL	PARAMETER		π	EST CONDITIONS		Min	Typ ²	Max	UNIT
V		All pins	V _{CC} = MIN,	I 15mA	±10%V _{CC}	2.5	3.2		V
V _{ОН}		except ACK	V _{IL} = MAX,	I _{OH} =-15mA	±5%V _{CC}	2.7	3.4		٧
V _{OH2} 3	High-level output voltage		VIH = MIN	I _{OH2} 3=-35mA	±5%V _{CC}	2.4			٧
V _{ОН}		ACK	V _{CC} = MIN,	I -MAY	±10%V _{CC}	2.4		-	٧
тон		ACK	V _{IL} = MAX, V _{IH} = MIN	I _{OH} =MAX	±5%V _{CC}	2.7	3.3		٧
V			V _{CC} = MIN,	I _{OL} =24mA	±10%V _{CC}		0.35	0.50	٧
VOL		All pins	$V_{ii} = MAX,$		±5%V _{CC}		0.35	0.50	٧
V _{OL2} 3	Low-level output voltage	except ACK	V _{IH} = MIN	I _{OL2} 3=60mA	±5%V _{CC}		0.45	0.80	V
			V _{CC} = MIN,		±10%V _{CC}		0.35	0.50	٧
V _{OL}	·	ACK	V _{IL} = MAX, V _{IH} = MIN	I _{OL} =MAX	±5%V _{CC}		0.35	0.50	v
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I =	· lik			-0.73	-1.2	٧
1,	Input current at maximum i	nput voltage	V _{CC} =0.0V, V ₁	= 7.0V				100	μА
l _{IH}	High-level input current		V _{CC} =MAX, V _I	= 2.7V				20	μА
I _{IL}	Low-level input current		V _{CC} =MAX, V _I	= 0.5V				-0.6	mA
I _{OZH}	Off-state output current, High level voltage applied		V _{CC} =MAX, V _o	= 2.7V				50	μА
l _{OZL}	Off-state output current, Low level voltage applied		V _{CC} =MAX, V _o	= 0.5V	,			-50	μА
1 4	Short-circuit		V _{CC} =MAX	All pins	except ACK	-100		-225	mA
los ⁴	output current		*CC -1112CK	ACK ou	tput	-60		-150	mA
l _{cc}	Supply current	I _{CCH}	V _{CC} =MAX				185	240	mA
CC	(total)	I _{CCL}	-CC				200	260	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.

3. I_{CH} ² & I_{CL} ² are transient currents necessary to guarantee a Low to High & a High to Low transition in a 30 CHM transmission line respectively. Refer to Application note number AN218 for further explanation.

^{4.} Not more than one output should be shorted at a time. For testing I_{CS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

FAST 74F1766

AC ELECTRICAL CHARACTERISTICS

					LIMITS			
NO	PARAMETER	TEST CONDITIONS	\	T _A =25° / _{cc} =+5.0V C _L =300	<u>+</u> 10% pF	T _A =0°C to V _{cc} =+5.0 C _L =30	V <u>+</u> 10% 00pF	UNIT
			Min	RL=70 Typ	Ω Max	RL=	70Ω Max	-
1	CP clock period (tcp)		10	ļ ,,,	T. T	10	William	ns
2	CP clock low time		4			4		ns
3	CP clock high time		6			6		ns
4	RCP clock period		100			100		ns
5	RCP clock low time		10			10		ns
6	RCP clock high time		10		·	10		ns
7	Setup time $\overline{REQ}(\downarrow)$ to $CP(\uparrow)$		2.5			4		ns
8	Setup time B_0 , B_1 to $CP(\uparrow)$		3			4		ns
9	Setup time BREQ to CP(1)		3			4		ns
10	Propagation delay $CP(\uparrow)$ to $\overline{RAS}(\downarrow)$	-	3	7.5	9.5	3	10	ns
11	Propagation delay $\overline{\text{REQ}}(\uparrow)$ to $\overline{\text{RAS}}(\uparrow)$		4	9	12	3	13	ns
12	Propagation delay CP(T) to MUX(T)	HLDROW = 1	3	8	10	3	11	ns
13	Propagation delay CP(↓) to MUX(↑)	HLDROW = 0	2	5.5	7.5	2	8.5	ns
14	Propagation delay $\overline{REQ}(\uparrow)$ to $MUX(\downarrow)$		4	8.5	10.5	4	11.5	ns
15	Propagation delay $CP(\uparrow)$ to $\overline{CAS}(\downarrow)$		3	8.5	11.5	3	12	ns
16	Propagation delay REQ(1) to CAS(1)		4	9.5	12	4	14	ns
17	Propagation delay $CP(\uparrow)$ to $\overline{CAS}(\uparrow)$	BREQ = 0	3	8	10	3	11	ns
18	Propagation delay $CP(\uparrow)$ to $\overline{CAS}(\downarrow)$	BREQ = 0	3	9	. 11	3	12	ns
19	Propagation delay $\overline{\text{REQ}}(\downarrow)$ to $\overline{\text{ACK}}(3\text{-state to High})$		2	5	7	2	8	ns
20	Propagation delay CP(↑) to ACK(↓)	ACKSEL = 1	3	7.5	9.5	3	10	ns
21	Propagation delay $CP(\uparrow)$ to $\overline{ACK}(\downarrow)$	ACKSEL = 0	3	7.5	9.5	3	10	ns
22	Propagation delay $\overline{REO}(\uparrow)$ to $\overline{ACK}($ Low to 3- state)		2	5	7	2	7.5	ns
23	Propagation delay $CP(\uparrow)$ to $\overline{CAS}(\downarrow)$ *	REFRESH CYCLE	4	9.5	12	4	13	ns
24	Propagation delay CP(1) to $\overline{RAS}(\downarrow)$ *	REFRESH CYCLE	3	7.5	9.5	3	10	ns
25	Propagation delay CP(1) to CAS(1) *	REFRESH CYCLE	4	9.5	12	4	14	ns
26	Propagation delay CP(1) to RAS(1) *	REFRESH CYCLE	4	9	11	3	13	ns
27	Propagation delay $\overline{RAS}(\downarrow)$ to $\overline{CAS}(\downarrow)$		1tcp-1	1tcp+1	1tcp+2.5	1tcp-1	1tcp+3	ns
							_	

^{*} The same parameters will hold for a refresh cycle during RAS, RAS, and RAS, access cycles.

June 04,1990 200-8

FAST Products


Burst Mode DRAM Controller (BMDC)


Product Specification FAST 74F1766

AC ELECTRICAL CHARACTERISTICS


					LIMITS			
NO	PARAMETER	TEST CONDITIONS	V	T _A =25°0 c _e =+5.0V <u>d</u> C _L =300p	-10% oF	T _A =0°C to V _{cc} =+5.0° C _L =30 BL=7	V <u>+</u> 10% OpF	UNIT
			Min	Тур	Max	Min	Max	
28	Propagation delay RAS(↓) to MUX(↑)	HLDROW = 1	-1	0.5	2	-1.5	2.5	ns
29	Propagation delay RAS(↓) to MUX(↑)	HLDROW = 0	1/2tcp-3.5	1/2tcp-1.5	1/2tcp	1/2tcp-1.5	1/2tcp+2.5	ns
30	Propagation delay MUX(↑) to CAS(↓)	HLDROW = 1	1tcp-1.5	1tcp+0.5	1tcp+2	1tcp-2.5	1tcp+2.5	ns
31	Propagation delay MUX(↑) to CAS(↓)	'HLDROW = 0	1/2tcp+0.5	1/2tcp+2	1/2tcp+4.5	1/2tcp-0.5	1/2tcp+5	ns


FAST 74F1766






FAST 74F1766





FAST 74F1766

TEST CIRCUIT AND WAVEFORMS



Document No.	853-1097
ECN No.	97708
Date of issue	September 22, 1989
Status	Product Specification

FAST 74F2952, 74F2953 Transceivers

74F2952 Registered Transceiver, Non-Inverting (3-State) 74F2953 Registered Transceiver, Inverting (3-State)

FEATURES

- · 8-bit Registered Transceivers
- Two 8-bit, back-to-back registers store data moving in both directions between two bidirectional busses
- Separate Clock, Clock Enable and 3-state Enable provided for each register
- 'F2952 Non-inverting 'F2953 Inverting
- · AM2952/2953 functional equivalent
- A outputs sink 24mA and source 3mA
- B outputs sink 64mA and source 15mA
- 300 mil wide 24-pin Slim DIP package

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F2952	160MHz	105mA
74F2953	160MHz	105mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
24-Pin Plastic Slim DIP (300mil)	N74F2952N, N74F2953N
24-Pin Plastic SOL ¹	N74F2952D, N74F2953D
28-Pin Plastic PLCC	N74F2952A, N74F2953A

1.Thermal mounting techniques are recommended.

DESCRIPTION

The 74F2952 and 74F2953 are 8-bit Registered Transceivers. Two 8-bit back to back registers store data flowing in both directions between two bi-directional busses. Data applied to the inputs is entered and stored on the rising edge of the Clock (CPXX) provided that the Clock Enable (CEXX) is Low. The data is then present at the 3-state output buffers, but is only accessible when the Output Enable (OEXX) is Low. Data flow from A inputs to B outputs is the same as for B inputs to A outputs.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₇	Port A, 3-state inputs	3.5/1.0	70μ A /0.6mA
B ₀ - B ₇	Port B, 3-state inputs	3.5/1.0	70μ A /0.6mA
CPAB,CPBA	Clock inputs	1.0/1.0	20μA/0.6mA
CEAB, CEBA	Clock Enable inputs	1.0/1.0	20μA/0.6mA
OEAB, OEBA	Output Enable inputs	1.0/1.0	20μ A /0.6mA
A ₀ - A ₇	Port A, 3-state outputs	150/40	3.0mA/24mA
B ₀ - B ₇	Port B, 3-state outputs	750/106.7	15mA/64mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


Registered Transceivers

FAST 74F2952, 74F2953


PIN CONFIGURATION DIP




PIN CONFIGURATION PLCC




LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)




September 22, 1989

Document No.	853-0021
ECN No.	98774
Date of issue	February 9, 1990
Status	Product
FAST Products	<u> </u>

FEATURES

- 30 Ω line driver
- 160mA output drive capability in the Low state
- 67mA output drive capability in the High state
- · High speed
- Facilitates incident wave switching
- 3nh lead inductance each on V_{CC} and GND when both side pins are used.




DESCRIPTION

The 74F3037 is a high current Line Driver composed of four 2-input NAND gates. It has been designed to deal with the transmission line effects of PC boards which appear when fast edge rates are used.

The drive capability of the 'F3037 is 67mA source and 160mA sink with a V_{CC} as low as 4.5V. This guarantees incident

PIN CONFIGURATION



FAST 74F3037 30Ω Line Driver

Quad 2-Input NAND 30Ω Line Driver

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F3037	2.0 ns	16 mA
·		

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10% T _A = 0°C to +70°C	INDUSTRIAL RANGE V _{CC} = 5V±10% T _A = -40°C to +85°C
16-Pin Plastic DIP	N74F3037N	174F3037N
16-Pin Plastic SOL ¹	N74F3037D	174F3037D
OTE:		

1. Thermal mounting techniques are recommended.

If driving impedances 42 ohms or greater then thermal mounting is not necessary.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D _{na} , D _{nb}	Data inputs	1.0/1.0	20μA/0.6mA
م	Data outputs	3350/266	67mA/160mA


NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


wave switching with V_{OH} not less than 2.0V and V_{OL} not more than 0.8V while driving impedances as low as 30 ohms. This is applicable with any combination of outputs using continuous duty.

The propagation delay of the part is minimally affected by reflections when terminated only by the TTL inputs of other devices. Performance may be improved by full or partial line termination.

LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



30Ω Line Driver

FAST 74F3037

LOGIC DIAGRAM



FUNCTION TABLE

IN	PUTS	OUTPUT
D _{na}	D _{nb}	Q _n
L	L	Н
L	Н	н
Н	L	н
Н	Н	L
		1

H = High voltage level L = Low voltage level

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT	
V _{cc}	Supply voltage		-0.5 to +7.0	V	
V _{IN}	Input voltage		-0.5 to +7.0	V	İ
I _{IN}	Input current		-30 to +5	mA	
V _{OUT}	Voltage applied to output in High output state		-0.5 to +V _{CC}	V	
I _{out}	Current applied to output in Low output state		320	mA	
т	Operating free-air temperature range	Commercial range	0 to +70	°C	
'A	Operating nee-all temperature range	Industrial range	-40 to +85		
T _{STG}	Storage temperature		-65 to +150		

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER					
SIMBOL			Min	Nom	Max	UNIT
v _{cc}	Supply voltage		4.5	5.0	5.5	v
V _{IH}	High-level input voltage		2.0			V
V _L	Low-level input voltage				0.8	V
l _{IK}	Input clamp current				-18	mA
Он	High-level output current				-67	mA
l _{OL}	Low-level output current				160	mA
T	Operating free-air temperature range	Commercial range	0		70	°C
T _A	Operating inee-air temperature range	Industrial range	-40	 	85	°C

30Ω Line Driver

FAST 74F3037

(Over recommended operating free-air temperature range unless otherwise noted.) DC ELECTRICAL CHARACTERISTICS

							LIMITS		
SYMBOL	PARAMETER		TEST CONDITIONS ¹				Typ ²	Typ ² Max	UNIT
			V _{CC} = MIN	1 45mA	±10%V _{CC}	2.5			٧
V _{OH}	High-level output voltage		V _{IL} = MAX	I _{OH} = -45mA	±5%V _{CC}	2.7	3.4		٧
		V _{IH} = MIN	I _{OH1} = -67mA ³	±10%V _{CC}	2.0			٧	
			V _{CC} = MIN	I _{OL} = 100mA	±10%V _{CC}		0.30	0.50	V
VOL	Low-level output voltage		V _{IL} = MAX V _{IH} = MIN	I _{OL1} = 160mA ⁴	±5%V _{CC}		0.30	0.50	٧
V _{IK}	Input clamp voltage		V _{CC} = MIN, I	= l _{IK}			-0.73	-1.2	٧
4	Input current at maximum in	put voltage	V _{CC} = MAX, \	V _I = 7.0V				100	μА
lн	High-level input current		V _{CC} = MAX, \	V _I = 2.7V				20	μА
I _{IL}	Low-level input current		V _{CC} = MAX, V	V ₁ = 0.5V				-0.6	mA
10	Output current 5		V _{CC} = MAX, \	V _O = 2.25V		-100		-200	mA
	Supply current (total)	I _{CCH}	V MAY				6.0	9.0	mA
'cc	Supply culterit (total)	ICCL	V _{CC} = MAX				30	40	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


 3. I_{OH1} is the current necessary to guarantee the Low to High transition in a 30 ohm transmission line on the incident wave.

 4. I_{OL1} is the current necessary to guarantee the High to Low transition in a 30 ohm transmission line on the incident wave.

 5. I_O is tested under conditions that produce current approximately one half of the true short-circuit output current (I_{OS}).

	TRICAL CHARACTERISTICS						LIMITS				
SYMBOL	PARAMETER	TEST CONDITION	V	= +2 CC = 50 L = 50	5V)pF	^	= 50pF	v _{CC} =	-40°C to -85°C : 5V ±10% = 50pF = 500Ω	UNIT	
			Min	Тур	Max	Mir	Max	Min	Max		
t _{PLH}	Propagation delay D _{na} , D _{nb} to Q _n	Waveform 1	1.0 1.0	2.0	5.0 4.5	1.0	. 1 111	1.0	5.5 5.0	ns	Γ

AC WAVEFORMS



Document No.	853-0022
ECN No.	98644
Date of issue	January 29, 1990
Status	Product

FEATURES

- 30Ω line driver
- · 160mA output drive capability
- · High speed
- · Facilitates incident wave switch-
- 3nh lead inductance each on V_{CC} and GND when both side pins are used


DESCRIPTION

The 74F3038 is a high current Open-Collector Line Driver composed of four 2input NAND gates. It has been designed to deal with the transmission line effects of PC boards which appear when fast edge rates are used.

The 74F 3038 can sink 160mA with a $\rm V_{CC}$ as low as 4.5V. This guarantees incident wave switching with V_{OL} not more than 0.8V while driving impedances as low as 30 ohm. This is applicable with any combination of outputs using continuous dutv.

The AC specifications for the 74F3038 were determined using the standard

PIN CONFIGURATION



FAST 74F3038 30Ω Line Driver

Quad Two-Input NAND 30Ω Line Driver (Open Collector)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F3038	6.0 ns	17 mA

ORDERING INFORMATION

COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
74F3038N
74F3038D

1. Thermal mounting techniques are recommended.

If driving impedances 42 ohms or greater then thermal mounting is not necessary.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D _{na} , D _{nb}	Data inputs	1.0/1.0	20μA/0.6mA
¯ on	Data outputs	OC/266	OC/160mA

NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state. OC = Open Collector


FAST load for open-collector parts of 50 pf capacitance, a 500 ohm pull-up resistor and a 500 ohm pull-down resistor. (See Test Circuit).

Reducing the load resistors to 100 ohm will decrease the tpl H propagation delay



by approximately 50 % while increasing tpHI only slightly. The graph of typical propagation delay vs load resistor (See AC Characteristics section for Graph) shows a spline fit curve from four measured data points. $R_1 = 30$ ohm, $R_1 = 100$ ohm, R_L=300 ohm, and R_i=500 ohm.

LOGIC SYMBOL (IEEE/ĬEC)



FAST Products Product Specification

FAST 74F3038 30Ω Line Driver

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					1		LIMITS	3	Ī
SYMBOL	PARAMETER		T	EST CONDITIONS	•	Min	Typ ²	Max	UNIT
Іон	High-level output current		V _{CC} = MIN, V _{IL}	= MAX, V _{IH} = MIN	, V _{OH} =MAX			250	μА
	Low-level output current		V _{CC} = MIN	I _{OL} = 100mA	±10%V _{CC}		.42	.55	V
V _{OL}	cow-level output coment		V _{IL} = MAX V _{IH} = MIN	I _{OL} = 160mA ³	±5%V _{CC}			.80	V
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I =	ıĸ			-0.73	-1.2	V
I,	Input current at maximum input voltage		V _{CC} =MAX, V _I	= 7.0V				100	μА
I _{IH}	High-level input current		V _{CC} = MAX, V _I	= 2.7V				20	μА
I _{IL}	Low-level input current		V _{CC} = MAX, V _I	= 0.5V				-0.6	mA
	Supply current [total]	Іссн	V _{CC} = MAX		V _{IN} =GND		3.5	6.0	mA
l'cc	coppi, contint total	ICCL			V _{IN} = 4.5V		30	40	mA


NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			T _A = 0°C V _{CC} = C _L : R _L :	UNIT	
			Min	Тур	Max	Min	Max	
t _{PLH}	Propagation delay D _{na} , D _{nb} to Q _n	Waveform 1	6.0 1.0	8.5 2.0	11.5 5.0	6.0 1.0	12.0 5.0	ns

AC WAVEFORMS



^{2.} All typical values are at $V_{CC} = 5$ V. $T_A = 25^{\circ}$ C.
3. I_{OL1} is the current necessary to guarantee the High to Low transition in a 30 Ω transmission line on the incident wave.

Document No.	853-0023
ECN No.	98639
Date of issue	January 29, 1990
Status	Product

FEATURES


- 30Ω line driver
- 160mA output drive capability in the Low state
- 67mA output drive capability in the High state
- · High speed
- Facilitates incident wave switching
- 3nh lead inductance each on V_{CC} and GND when both side pins are used

DESCRIPTION

The 74F3040 is a high current Line Driver composed of two 4-input NAND gates. It has been designed to deal with the transmission line effects of PC boards which appear when fast edge rates are used.

The drive capability of the 'F3040 is 67mA source and 160mA sink with a $\rm V_{CC}$ as low as 4.5V. This guarantees incident wave switching with $\rm V_{OH}$ not less than 2.0V and $\rm V_{OI}$ not more than 0.8V while driving impedances as low as 30 ohms.

PIN CONFIGURATION



FAST 74F3040 30Ω Line Driver

Dual 4-Input NAND 30Ω Line Driver

TYPE	TYPICAL PROPAGAT		TYPICAL SUPPLY CURRENT (TOTAL)		
74F3040	2.0 ns		10 mA	Τ	٦
ORDERING I	NFORMATION				
PACKAGES		v _c	COMMERCIAL RANGE = 5V±10%; T _A = 0°C to +70°C		

16-Pin Plastic SOL'

16-Pin Plastic DIP

Thermal mounting techniques are recommended.
 If driving impedances 42 ohms or greater then thermal mounting is not necessary.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D _{na} , D _{nb} , D _{nc} , D _{nd}	Data inputs	1.0/1.0	20μA/0.6mA
۵ _n	Data output	3350/266	67mA/160mA

NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

This is applicable with any combination of outputs using continuous duty.

The propagation delay of the part is minimally affected by reflections when termi-


nated only by the TTL inputs of other devices, Performance may be improved by full or partial line termination.

LOGIC SYMBOL (IEEE/IEC)

N74F3040N

N74F3040D

LOGIC SYMBOL



1 2 14 15 7 8 10 11

Product Specification FAST Products

30Ω Line Driver

FAST 74F3040

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1			LIMITS		3	UNIT
SYMBOL	PARAMETER		TEST CONDITIONS ¹			Min	Typ ²	Max	
				T	±10%V _{CC}	2.5			٧
V _{ОН}	High-level output voltage		$V_{ii} = MAX$	I _{OH} = -45mA	±5%V _{CC}	2.7	3.4		٧
			V _{IH} = MIN	I _{OH1} = -67mA ³	±10%V _{CC}	2.0			٧
.,	1 1 1 1		V _{CC} = MIN	I _{OL} = 100mA	±10%V _{CC}		0.30	0.50	٧
V _{OL}	Low-level output voltage		V _{IL} = MAX V _{IH} = MIN	I _{OL1} = 160mA ⁴	±5%V _{CC}	Ĺ	0.30	0.50	٧
V _{IK}	Input clamp voltage	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	٧
4	Input current at maximum in	put voltage	V _{CC} = MAX, \	V _I = 7.0V				100	μА
I _{IH}	High-level input current		V _{CC} = MAX, \	/ _I = 2.7V				20	μА
I _{IL}	Low-level input current		V _{CC} = MAX, \	V ₁ = 0.5V				-0.6	mA
ю	Output current ⁵		V _{CC} = MAX, V _O = 2.25V			-100		-200	mA
1	Supply current (total)		V MAY				3.0	5.0	mA
cc	I _{CCL}	I _{CCL}	V _{CC} = MAX				16	22	mA

			LIMITS					
SYMBOL	PARAMETER	TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	
t _{PLH}	Propagation delay D _{na} , D _{nb} , D _{nc} , D _{nd} to Q _n	Waveform 1	1.0 1.0	2.0 2.0	5.0 4.5	1.0 1.0	5.5 5.0	ns

AC WAVEFORMS

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

3. I_{OHI} is the current necessary to guarantee the Low to High transition in a 30 ohm transmission line on the incident wave.

4. I_{OLI} is the current necessary to guarantee the High to Low transition in a 30 ohm transmission line on the incident wave.

5. I_O is tested under conditions that produce current approximately one half of the true short-circuit output current (I_{OS}).

Document No.	853-
ECN No.	
Date of issue	March 13, 1990
Status	Product Specification
FAST Products	<u> </u>

FEATURES

- Quad Backplane Transceiver
- Drives heavily loaded backplanes with equivalent load impedances down to 10 ohms
- · Futurebus drivers sink 100mA
- Reduced voltage swing (1 volt) produces less noise and reduces power consumption
- High speed operation enhances performance of backplane buses and facilitates incident wave switching
- Compatible with IEEE 896 and IEEE 1194.1 Futurebus Standards
- Built-in precision band-gap (BG) reference provides accurate receiver threshold and improved noise immunity
- Glitch-free power up / power down operation on all outputs
- Pin and function compatible with NSC DS3893

DESCRIPTION

The 74F3893 is a quad backplane transceiver and is intended to be used in very high speed bus systems.

The 74F3893 interfaces to 'Backplane Transceiver Logic' (BTL). BTL features a reduced (1V) voltage swing for lower power consumption and a series diode on the drivers to reduce capacitive loading (< 5pF).

Incident wave switching is employed, therefore BTL propagation delays are short. Although the voltage swing is much

FAST 74F3893

Quad Futurebus Backplane Transceiver (3 State +Open Collector)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F3893	3.0ns	55mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin PLCC	N74F3893A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₃	Data inputs	1.0/0.067	20μΑ/40μΑ
DE	Data Enable input	1.0/0.33	20μΑ/200μΑ
RE	Receiver Enable input	1.0/0.067	20μΑ/40μΑ
1/0 ₀ -1/0 ₃	Bus inputs	1.0/0.033	20μΑ/20μΑ
1/0 ₀ -1/0 ₃	Bus outputs	OC/166.7	OC/100mA
R ₀ - R ₃	Receiver outputs	150/40	3mA/24mA

NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state. OC = Open Collector

less for BTL, so is its receiver threshold region, therefore noise margins are excellent.

BTL offers low power consumption, low ground bounce, EMI and crosstalk, low capacitive loading, superior noise margin and short propagation delays. This results in a high bandwidth, reliable backplane.


The 74F3893 has four TTL outputs (R_n) on the receiver side with a common

Receive Enable input (RE). It has four data inputs (D_n) which are also TTL. These data inputs are NANDed with the Data Enable input (DE). The four I/O pins (Bus side) are futurebus compatible, sink a minimum of 100mA, and are designed to drive heavily loaded backplanes with load impedances as low as 10 ohms. All outputs are designed to be glitch-free during power up and power down.


Quad Futurebus Backplane Transceiver

FAST 74F3893


PIN CONFIGURATION




LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



LOGIC DIAGRAM



FUNCTION TABLE

	INPUT	S	INPUT/OUTPUT	OUTPUT	OPERATING MODE
DE	RE	D	VO _n	R _n	OPERATING MODE
H	L	L H	H L	L H	Transmit to bus
Н	Н	D _n	₽,	Z	Receiver 3-state,
L	н	x	нï	Z	Transmit to bus
L	L	Х	Н	L	Receive, I/O _n =inputs
L	L	х	L	н	

- H = High voltage level
- L = Low voltage level
- (= Don't care
- Z = High impedance "off" state

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-1.5 to +6.5	٧
V _{IN}	Input voltage	-1.5 to +6.5	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +5.5	٧
I _{OUT}	Current applied to output in Low output state	200	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

Philips Components FAST Products Product Specification

Quad Futurebus Backplane Transceiver

FAST 74F3893

RECOMMENDED OPERATING CONDITIONS

0,41001	DADAMETER					
SYMBOL	PARAMETER	Min	Nom	Max	UNIT	
v _{cc}	Supply voltage	4.5	5.0	5.5	V	
V _{IH}	High-level input voltage		2.0			٧
V _L	Low-level input voltage	D _n , DE, RE			0.8	V
l _{IK}	Input clamp current				-18	mA
V _{TH}	Bus input threshold	I/O _n only	1.475	1.55	1.625	٧
I _{он}	High-level output current	R _n only			[′] -3	mA
l _{OL}	Low-level output current				100	mA
T _A	Operating free-air temperature range		0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	1	TEST CONDITIO	$V_{IH} = MIN, V_{OH} = 1.5V$ $V_{IR} = 0.8V, I_{OH} = MAX$ $E = 0.8V, V_{T} = 2.0V, R_{T} = 10Ω,$ $V_{IR} = 0.8V, I_{OL} = 6mA$ $V_{IR} = 0.8V, I_{OL} = 0.8V$ $V_{IR} = 0.8V, I_{OL} = 0.8V$ $V_{IR} = 0.8V, I_{OL} = 0.8V$ $V_{IR} = 0.8V, I_{OL} = 0.75V, IRE = 0V$ $V_{IR} = 0.8V, I_{OL} = 0.8V, I_{OL} = 0.75V, IRE = 0V$ $V_{IR} = 0.8V, I_{OL} = 0.8V, I_{$	•	UNIT		
STMBOL	PANAMEIEN		TEST CONDITIO	NO	Min	Typ ²	Max	UNIT
IОНВ	High-level output current	I/O _n	V _{CC} =MIN, V _{IL} = MAX, V _{IH} =MIN	I, V _{OH} = 1.5V		10	100	μА
V _{ОН}	High-level output voltage	R _n	V _{CC} = MIN, V _{IL} = 1.3V, RE = 0.8	V, I _{OH} = MAX	2.5			٧
V _{OHB}	High-level output Bus voltage	I/O _n	V _{CC} = MAX , D _n = DE = 0.8V, \ RE =2.0V	/ _T = 2.0V, R _T = 10Ω,	1.9	-		v
V _{OL}	Low-level output voltage	R _n	V _{CC} = MIN, V _{IN} = 1.8V, RE=0.8	V, I _{OL} = 6mA		0.35	0.5	V
.,	Low-level output		D _n = DE = V _{IH} , I _{OL} = 100mA		0.75	1.0	1.2	V
VOLB	Bus voltage	I/O _n	D _n = DE = V _{IH} , I _{OL} = 80mA		0.75	1.0	1.1	V
.,	Driver output positive		V _{CC} = MAX or OV, I/O _n =1mA	D _n = DE = 0.8V	1.9		2.9	٧
VOCB	clamp voltage	I/O _n	V _{CC} = MAX or 0V, I/O _n =10mA	RE = 2.0V	2.3		3.2	٧
V _{IK}	Input clamp voltage	L	V _{CC} = MIN, I ₁ = I _{IK}			-0.73	-1.2	٧
1,	Input current at maximum in	put voltage	V _{CC} = MAX, V _I = 7.0V, DE = RE	= D _n = V _{CC}			100	μА
I _{IH}	High-level input current	D, RE, DE	V _{CC} = MAX, DE = RE = D _n = 5.9	5V			20	μА
I _{ІНВ}	High-level I/O bus current (power off)	I/O _n	V _{CC} = 0V, D _n = DE = 0.8V, I/O _n	= 1.2V, RE = 0V			100	μА
,	Low-level input current	D _n , RE	V _{CC} = MAX, V _I = 0.5V, DE = 4.5	v			-40	μА
lir.	Low-level input content	DE	V _{CC} = MAX, V _I = 0.5V, D _n = 4.5	V			-200	μА
I _{ILB}	Low-level I/O bus current (p	ower on) I/O _n	V _{CC} = MAX, D _n = DE = 0.8V, I/C	o _n = 0.75V, RE = 0V	-20		20	μА
I _{OZH}	Off-state output current, High-level voltage applied		V _{CC} = MAX, V _O =2.7V, RE=2V				20	μА
lozL	Off-state output current, Low-level voltage applied	R _n	V _{CC} = MAX, V _O =0.5V, RE=2V				-20	μА
los	Short-circuit output current ³		V _{CC} = MAX		-60		-150	mA
CC	Supply current (total)		V _{CC} = MAX, (RE =V _{IH} or V _{IL})			55	80	mA

March 13, 1990 212

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.

3. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

Quad Futurebus Backplane Transceiver

FAST 74F3893

AC ELECTRICAL CHARACTERISTICS for Driver and Driver Enable

		TEST CONDITION	LIMITS					
SYMBOL	PARAMETER		$T_A = +25^{\circ}C$ $V_{CC} = 5V, \ V_T = 2V$ $C_D = 50pF$ $R_T = 10\Omega$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10^{\circ}, \ V_{T} = 2V$ $C_{D} = 50 \text{pF}$ $R_{T} = 10\Omega$		UNIT
			Min	Тур	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay D _n to I/O _n	Waveform 1	1.0 1.5	2.0 3.0	5.0 5.5	1.0 1.5	5.5 6.0	ns
t _{PLH}	Propagation delay DE to I/O _n	Waveform 1	1.0 1.5	2.0 3.0	4.5 5.5	1.0 1.5	5.5 6.0	ns
t _{TLH} t _{THL}	D _n to I/O _n Transition time 10% to 90%, 90% to 10%	Waveform 1	1.0 1.0	,	4.0 4.0	1.0 1.0	5.0 5.0	ns ·
t _{Dskew}	Skew between Drivers in same package			1.0				ns

AC ELECTRICAL CHARACTERISTICS for Receiver

			LIMITS					
SYMBOL	PARAMETER	TEST CONDITION		A = +25°C V _{CC} = 5V C _L = 50pl R _L = 1kΩ	F	Ŷ _{CC} = 5	to +70°C 5V ±10% : 50pF 1kΩ	UNIT
			Min	Тур	Max	Min	Max	
t _{PLH}	Propagation delay I/O _n to R _n	Waveform 2	1.0 3.6	2.0 5.5	4.5 7.75	1.0 3.6	5.5 8.5	ns


AC ELECTRICAL CHARACTERISTICS for Receiver Enable

SYMBOL	PARAMETER	TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	
t _{PZH} t _{PZL}	Output Enable to High or Low level RE to R _n	Waveform 3 Waveform 4	1.5 2.5	3.0 4.0	5.5 7.0	1.5 2.0	6.0 7.5	ns
t _{PHZ}	Output Disable from High or Low level RE to R _n	Waveform 3 Waveform 4	1.5 1.5	3.0 3.0	5.5 5.5	1.0 1.0	6.5 6.0	ns


Quad Futurebus Backplane Transceiver

FAST 74F3893

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



Document No.	853-1391
ECN No.	98491
Date of issue	January 8, 1990
Status	Product Specification
FAST Products	

FEATURES

- Metastable Immune Characteristics
- Propagation delay skew and output to output skew guaranteed less than 1,5ns
- High source current (I_{OH} = 15mA) ideal for clock driver applications
- Pinout compatible with 74F74
- See 74F50728 for Synchronizing Cascaded D-Type Filp-Flop
- See 74F50729 for Synchronizing Dual D-Type Flip-Flop with Edge-Triggered Set and Reset
- See 74F50109 for Synchronizing Dual J-K Positive Edge-Triggered Flip-Flops


DESCRIPTION

The 74F5074 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs; also true and complementary outputs.

Set (\overline{S}_{Dn}) and Reset (\overline{R}_{Dn}) are asynchronous active-Low inputs and operate independently of the Clock (CP_D) input. Data must be stable just one setup time prior to the Low-to-High transition of the clock for guaranteed propagation delays

Clock triggering occurs at a voltage level and

PIN CONFIGURATION



FAST 74F5074 Flip-Flop/ Clock Driver

Synchronizing Dual D-Type Flip-Flop With Metastable Immune Characteristics

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F5074	120 MHz	20mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	N74F5074N
14-Pin Plastic SO	N74F5074D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ , D ₁	Data inputs	1.0/0.417	20μΑ/250μΑ
CP ₀ , CP ₁	Clock inputs (active rising edge)	1.0/0.033	20μΑ/20μΑ
S _{DO} , S _{DI}	Set inputs (active Low)	1.0/0.033	20μΑ/20μΑ
R _{DO} , R _{DI}	Reset inputs (active Low)	1.0/0.033	20μΑ/20μΑ
a _o , a _i , ā _o , ā _i	Data outputs	750/33	15mA/20mA
NOTE:			· ·

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the D_{n} input may be changed without affecting the levels of the output.


The 74F5074 is designed so that the outputs can never display a metastable state due to setup and hold time violations. If setup and hold times are violated the propagation delays may be extended beyond the specifications

LOGIC SYMBOL




but the outputs will not glitch or display a metastable state. Typical metastability parameters for the 74F5074 are: $\tau \cong 135 ps$ and $T_o \cong 9.8 \times 10^6$ sec where τ represents a function of the rate at which a latch in a metastable state resolves that condition and T_o represents a function of the measurement of the propensity of a latch to enter a metastable state.

LOGIC SYMBOL(IEEE/IEC)



Metastable Immune Characteristics

Signetics uses the term 'metastable immune' to describe characteristics of some of the products in its FAST family. Specifically the 74F50XXX family presently consists of 4 products which display metastable immune characteristics. This term means that the outputs will not glitch or display an output anomaly under any circumstances including setup and hold time violations. This claim is easily verified on the 74F5074.



By running two independent signal generators (see Fig. 1) at nearly the same frequency (in this case 10 MHz clock and 10.02 MHz data) the device-under-test can often be driven into a metastable state. If the Q output is then used to trigger a digital scope set to infinite persistence the Q output will build a waveform. An experiment was run by continuously operating the devices in the region where metastability will occur.

When the device-under-test is a 74F74 (which was not designed with metastable immune characteristics) the waveform will appear as in Fig. 2.

Fig. 2 shows clearly that the Q output can vary

in time with respect to the Q trigger point. This also implies that the Q or \overline{Q} output waveshapes may be distorted. This can be verified on an analog scope with a charge plate CRT. Perhaps of even greater interest are the dots running along the 3.5 volt line in the upper right hand quadrant. These show that the \overline{Q} output

did not change state even though the Q output glitched to at least 1.5 volts, the trigger point of the scope.

When the device-under-test is a metastable immune part, such as the 74F5074, the wave-form will appear as in Fig. 3. The 74F5074 output will not vary with respect to the Q trigger point even when the part is driven into a metastable state. Any tendency towards internal metastability is resolved by Signetics

COMPARISON OF METASTABLE IMMUNE AND NON-IMMUNE CHARACTERISTICS





Fig. 2-74F74 Q output triggered by Q output, setup and hold times violated



Time base = 2.00ns/div Trigger level = 1.5 Volts Trigger slope = positive

Fig. 3-74F5074 Q output triggered by Q output, setup and hold times violated

74F5074

patented circuitry. If a metastable event occurs within the flop the only outward manifestation of the event will be an increased Clockto-Q/ \overline{Q} propagation delay is, of course, a function of the metastability characteristics of the part defined by τ and T_o .

The metastability characteristics of the 74F5074 and related part types represent state-of-the art in TTL technology.

After determining the T_a and τ of the flop, cal-


culating the mean time between failures (MTBF) is simple. Suppose a designer wants to use the F5074 for synchronizing asynchronous data that is arriving at 10MHz (as measured by a frequency counter), has a clock frequency of 50MHz, and has decided that he would like to sample the output of the F5074 10 nanoseconds after the clock edge.

He simply plugs his numbers into the equation below:

MTBF =
$$e^{(t'/\tau)}/T_0f_Cf_1$$

In this formula, f_C is the frequency of the clock, f₁ is the average input event frequency, and t' is the time after the clock pulse that the output is sampled (t'>h, h being the normal propagation delay). In this situation the f₁ will be twice the data frequency or 20MHz because input events consist of both low and high data transitions. Multiplying f₁ by f_C gives an answer of 10¹⁵ Hz². From Fig. 4 it is clear that the MTBF is greater than 10¹⁰ seconds. Using the above formula the actual MTBF is 1.51 x 10¹⁰ seconds or about 480 years.


MEAN TIME BETWEEN FAILURES (MTBF) versus t'



Typical values for t and T at various V as and Temperatures

	0°C		0°C 25°C		70°C	
	τ	T _o	τ	т,	τ	т,
5.5 V	125 ps	1.0 x 10 ⁹ sec	138ps	5.4 x 10 ⁶ sec	160 ps	1.7 x 10 ⁵ sec
5.0 V	115ps	1.3 x 10 ¹⁰ sec	135 ps	9.8 x 10 ⁶ sec	167ps	3.9 x 10 ⁴ sec
4.5 V	115 ps	3.4 x 10 ¹³ sec	132ps	5.1 x 10 ⁸ sec	175 ps	7.3 x 10 ⁴ sec

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS				OU	TPUTS	00504700 11005
S̄ _{Dn}	R _{Dn}	CPn	D _n	Q _n	<u>a</u>	OPERATING MODE
L	Н	Х	Х	н	L	Asynchronous Set
н	L	X	x	L	Н	Asynchronous Reset
L	L	x	x	н	н	Undetermined*
н	н	1	h	Н	L	Load "1"
н	н	1	ı	L	Н	Load "0"
н	н	1	x	NC	NC	Hold

H = High voltage level

h = High voltage level one setup time prior to Low-to-High clock transition

L = Low voltage level

I = Low voltage level one setup time prior to Low-to-High clock transition

NC =No change from the previous setup
X = Don't care

T = Low-to-High clock transition
T = Not a Low-to-High clock transition
T = This setup is unstable and will change when either Set or Reset return to

the High level.

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
lout	Current applied to output in Low output state	40	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

74F5074

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	Min	Nom	Max	UNIT	
v _{cc}	Supply voltage		4.5	5.0	5.5	٧
V _{IH}	High-level input voltage		2.0			V
V _{IL}	Low-level input voltage				0.8	٧
l _{IK}	Input clamp current				-18	mA
,	I line to the second of the se	V _{CC} ±10%			-12	mA
'он	High-level output current			-15	mA	
loL	Low-level output current				20	mA
T _A	Operating free-air temperature range		0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

						LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS ¹			Min	Typ ²	Max	UNIT
v _{он}		V _{CC} =MIN,	I _{OH} = -12mA	±10%V _{CC}	2.5			V
	High-level output voltage	V _{CC} =MIN, V _{IL} = MAX, V _{IH} = MIN	OH = 12111	±5%V _{CC}	2.7	3.4		V
			I _{OH} = -15mA	±5%V _{CC}	2.0			٧
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OL} =MAX	±10%V _{CC}		0.30	0.50	٧
OL.				±5%V _{CC}		0.30	0.50	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-0.73	-1.2	٧
1,	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V					100	μА
I _{IH}	High-level input current	V _{CC} = MAX, V _I = 2.7V					20	μА
I _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.5V					-250	μА
IL	Low-level input current CP _n , \overline{S}_{Dn} , \overline{R}_{Dn}						-20	μА
los	Short-circuit output current ³	V _{CC} = MAX			-60		-150	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX				20	30	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.

3. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los lests should be performed last.

^{4.} Measure I_{CC} with the clock input grounded and all outputs open, then with Q and \overline{Q} outputs High in turn.

74F5074

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					
			T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	105	120		85		MHz
t _{PLH}	Propagation delay CP _n to Q _n or Q _n	Waveform 1	2.0 2.0	3.9 3.9	6.0 6.0	1.5 2.0	6.5 6.5	ns
t _{PLH} t _{PHL}	Propagation delay \overline{S}_{Dn} , \overline{R}_{Dn} to \overline{Q}_{n} or \overline{Q}_{n}	Waveform 2	3.0 3.0	4.5 5.0	7.5 7.5	2.5 2.5	8.0 8.0	ns
t _{PS}	Propagation delay Skew ^{1,3}	Waveform 4			1.0		1.0	ns
t _{os}	Output to output Skew ^{2,3}	Waveform 4			1.5		1.5	ns

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION						
			$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	1
t _s (H) t _s (L)	Setup time, High or Low D _n to CP _n	Waveform 1	1.5 1.5			2.0 2.0		ns
ኒ _ካ (H) ኒ _ካ (L)	Hold time, High or Low D _n to CP _n	Waveform 1	1.0 1.0			1.5 1.5		ns
t (H) t (L)	CP Pulse width, High or Low	Waveform 1	3.0 4.0			3.0 4.5		ns
t _w (L)	S _{Dn} or R _{Dn} Pulse width, Low	Waveform 2	3.0			4.0		ns
t _{REC}	Recovery time S _{Dn} or R _{Dn} to CP _n	Waveform 3	3.0			3.5		ns

November 29, 1989

NOTE:

1. | t_{PLH} actual - t_{PHL} actual | for any output.


2. | t_{PN} actual - t_{PM} actual | for any output compared to any other output where N and M are either LH or HL.

3. Skew times are valid only under same test conditions (temperature, V_{CC}, loading, etc.,).


Flip-Flop/Clock Driver

74F5074

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



Document No.	853-1409
ECN No.	98304
Date of issue	December 13, 1989
Status	Product Specification

FEATURES

- TTL inputs
- Output enable control
- High current source and sink capability
- Matched propagation delay times (t_{PLH}, t_{PHL})
- · Symmetrical rise and fall times
- ESD protection greater than 2000 volts
- · Single +5V supply
- · Surface mount package


APPLICATIONS

- High speed serial data communication
- · Fiber optic data links
- Local area and metropolitan area networks
- · Digital Television
- PBX systems

ASSOCIATED PRODUCTS

- NE 5210/11/12 transimpedance amplifiers
- NE5214/5217 postamplifiers with link status indicator
- 74F5302 dual fiber optic LED driver

PIN CONFIGURATION



FAST 74F5300 Fiber Optic LED Driver

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F5300	2.5 ns	8.0mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
8-Pin Plastic DIP	74F5300N
8-Pin Plastic SO	74F5300D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
Input	Data input	1.0/1.0	20μA/0.6mA
Enable	Enable input	1.0/1.0	20μ A /0.6mA
Output	Current driver output	8000/266.6	160mA/160mA

NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


DESCRIPTION

The 74F5300 is a LED driver designed for use in fiber optics links. The 74F5300 is ideally suited for use in high speed optical high transmitter systems.

The TTL input buffer accepts TTL data. A logic High on the Enable pin enables the buffer to drive the output driver amplifier. The Linearizing Circuit ensures a constant propagation delay for $t_{\rm pi}$ H and

t_{p,HL}, and controls the rise and fall times. The output driver amplifier is capable of sourcing more than 160 mA at low impedances. The high current output driver has been designed to deal with transmission line effects of high speed switching systems with fast rising and falling edges. The performance of the system can be enhanced by matching impedance at the output for proper termination. It exhibits closely matched propagation delays

LOGIC DIAGRAM



FAST 74F5300


(t_{PHL}, t_{PLH}) and symmetrical rise and fall times. The resulting optical waveform has minimal Duty Cycle Distortion (DCD). When used with the external pre-bias and pre-charging circuits, the response can be tailored to a specific LED to eliminate

any overshoot and to minimize the long fall response.

Additionally, this part can be used as the transmiter in a complete fiber optic system when combined with any of the

NE5210/5211/5212 preamplifiers and NE5214/5217 preamplifiers for the optical receiver. Please refer to applications note AN1121 in the Signetics Fiber Optic Communication Data Book for more specific applications information.

APPLICATION



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
l _{out}	Current applied to output in Low output state	240	mA
T _A	Operating free-air temperature range	0 to +70	°C
TSTG	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	DADAMETED		LIMITS		
	PARAMETER	Min	Nom	Max	UNIT
v _∞	Supply voltage	4.5	5.0	5.5	٧
V _H	High-level input voltage	2.0			V
V _L	Low-level input voltage			0.8	V
l _{ik}	Input clamp current			-18	mA
l _{он}	High-level output current			-160	mA
l _{OL}	Low-level output current			160	mA
T _A	Operating free-air temperature range	0		70	°C

December 13, 1989

FAST 74F5300

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		-			LIMITS			
SYMBOL	PARAMETER		TEST CONDITIONS	3 '	Min	Typ ²	UNIT	
	-			±10%V _{CC}	2.5			V
v	High lavel autout value	V _{CC} = MIN V _{IL} = MAX V _{IH} = MIN I _{OH} = -160mA	I _{OH} = -80mA	±5%V _{CC}	2.8	3.3	3.9	V
VOH	High-level output voltage			V _{CC} = 5V	3.0	3.3	3.6	V
			I _{OH} = -160mA	±10%V _{CC}	2.0			٧
		V _{CC} = MIN	I _{OL} = 100mA	±10%V _{CC}		0.42	0.55	٧
VOL	Low-level output voltage	V _{II} = MAX	I _{OL} = 120mA	±10%V _{CC}		0.45	0.60	V
		V _{IL} = MAX V _{IH} = MIN	I _{OL} = 160mA	±10%V _{CC}		0.55	0.80	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I ₁ = I _{IK}			-0.73	-1.2	V	
l _i	Input current at maximum input voltage	V _{CC} = MAX, 1	V _I = 7.0V				100	μΑ
I _{IH}	High-level input current	V _{CC} = MAX, V _I = 2.7V				20	μΑ	
IIL	Low-level input current	V _{CC} = MAX,	V _I = 0.5V				-0.6	mA
	Icch					4.0	12	mA
'cc	Supply current (total)	V _{CC} = MAX				10.5	22	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	$T_{A} = +25^{\circ}C$ $V_{CC} = 5V$ $C_{L} = 50pF$ $R_{L} = 100\Omega$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10^{\circ}C$ $C_{L} = 50pF$ $R_{L} = 100\Omega$		UNIT
			Min	Тур	Max	Min	Max	1
t _{PLH} t _{PHL}	Propagation delay Input or Enable to Output	Waveform 1	1.0 1.0	2.5 2.5	5.0 5.0	1.0 1.0	5.0 5.0	ns
D _{tpw}	Pulse width distortion ¹	Frequency = 10MHz		0.8	1.2		1.8	ns
t _{PS}	Propagation delay Skew ^{2,4}	Waveform 2		0.7	1.2		1.3	ns
t _{RFS}	Rise and Fall time Skew 3,4			0.6	1.5		1.5	ns
t _{HL} t _{LH}	Fall time 90% to 10% Rise time 10% to 90%	Test circuits and Waveforms	0.5 1.0	1.4 2.0	3.5 4.0	0.5 1.0	4.0 4.5	ns


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V_{CC} = 5V, T_A = 25°C.


3. The device is not short circuit protected.

FAST 74F5300

AC WAVEFORMS




TYPICAL (V $_{\rm CC}$ =5.0V) V $_{\rm OL}$ VERSUS I $_{\rm OL}$ FOR VARIOUS TEMPERATURES



FAST 74F5300

TYPICAL (V_{CC} =5.0V) V_{OH} VERSUS I $_{OH}$ FOR VARIOUS TEMPERATURES




R_T = Termination resistance should be equal to Z_{OUT} of

pulse generators.

Fiber Optic LED Driver

FAST 74F5300

TEST CIRCUIT AND WAVEFORMS



Document No.	853-1410
ECN No.	98485
Date of issue	January 8, 1990
Status	Product Specification

FEATURES

- TTL inputs
- · Output enable control
- High current source and sink capability
- Matched propagation delay times (t_{PLH}, t_{PHL})
- Symmetrical rise and fall times
- ESD protection greater than 2000 volts
- Single +5V supply
- · Surface mount package

APPLICATIONS

- High speed serial data communication
- · Fiber optic data links
- Local area and metropolitan area networks
- · Digital Television
- PBX systems

ASSOCIATED PRODUCTS

- NE 5210/11/12 transimpedance amplifiers
- NE5214/5217 postamplifiers with link status indicator
- 74F5300 fiber optic LED driver

DESCRIPTION

The 74F5302 is a dual LED/ Clock driver designed for use in fiber optics links. The 74F5302 is ideally suited for use in high speed optical high transmitter systems. It is also ideal for use as a clock driver.

FAST 74F5302

Fiber Optic Dual LED /Clock Driver

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F5302	2.5 ns	8.0mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	74F5302N
14-Pin Plastic SO	74F5302D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D _{na} , D _{nb}	Data inputs	1.0/1.0	20μA/0.6mA
Q _n	Current driver outputs	8000/266.6	160mA/160mA

NOTE

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


The TTL input buffer accepts TTL data. The Linearizing Circuit ensures a constant propagation delay for tp H and tpHL and controls the rise and fall times. The output driver amplifier is capable of sourcing more than 160 mA and sinking more than 160 mA at low impedances. The high current output driver has been designed to deal with transmission line effects of high speed switching systems with fast rising and falling edges. The performance of the system can be enhanced by matching impedance at the output for proper termination. It exhibits closely matched propagation delays (tpHL tpH) and symmetrical rise and fall times. The resulting

optical waveform has minimal Duty Cycle Distortion (DCD). When used with the external pre-bias and pre-charging circuits, the response can be tailored to a specific LED to eliminate any overshoot and to minimize the long fall response.


Additionally, this part can be used as the transmiter in a complete fiber optic system when combined with any of the NE5210/5211/5212 preamplifiers and NE5214/5217 preamplifiers for the optical receiver. Please refer to applications note AN1121 in the Signetics Fiber Optic Communication Data Book for more specific applications information.

FAST 74F5302


PIN CONFIGURATION



LOGIC DIAGRAM (One driver)



APPLICATION



Philips Components **FAST Products Product Specification**

Fiber Optic LED Driver

FAST 74F5302

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT	
v _{cc}	Supply voltage	-0.5 to +7.0	V	
VIN	Input voltage	-0.5 to +7.0	V	
I _{IN}	Input current	-30 to +5		
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V	
I _{OUT}	Current applied to output in Low output state	240	mA	
T _A	Operating free-air temperature range	0 to +70	°C	
T _{STG}	Storage temperature	-65 to +150	°C	

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	Min Nom Max		UNIT	
v _{cc}	Supply voltage	4.5	5.0	5.5	٧
V _{IH}	High-level input voltage	2.0			٧
V _L	Low-level input voltage			0.8	٧
I _{IK}	Input clamp current			-18	mA
l _{он}	High-level output current			-160	mA
l _{oL}	Low-level output current			160	mA
T _A	Operating free-air temperature range	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		TEST CONDITIONS ¹			LIMITS			Ī
SYMBOL	PARAMETER				Min	Typ ²	Max	UNIT
				±10%V _{CC}	2.5			V
v	High lovel autout valtage	V _{CC} = MIN	I _{OH} = -80mA	±5%V _{CC}	2.8	3.3	3.9	V
V _{ОН}	High-level output voltage	V _{CC} = MIN V _{IL} = MAX V _{IH} = MIN		V _{CC} = 5V	3.0	3.3	3.6	٧
		'IH - '''''	I _{OH} = -160mA	±10%V _{CC}	2.0			٧
		V _{IL} = MAX I _{OL} = 120	I _{OL} = 100mA	±10%V _{CC}		0.42	0.55	٧
V _{OL}	Low-level output voltage		I _{OL} = 120mA	±10%V _{CC}		0.45	0.60	V
			I _{OL} = 160mA	±10%V _{CC}		0.55	0.80	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	٧	
4	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V				100	μА	
l _{IH}	High-level input current	V _{CC} = MAX, V _I = 2.7V					20	μА
I _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.5V				-0.6	mA	
	Supply gurrent (total)	V MAY			5.0	12	mA	
'cc	I _{CC} Supply current (total)		V _{CC} = MAX			18	25	mA

NOTES:

230 January 8, 1990

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 The device is not short circuit protected.


FAST 74F5302

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 100Ω		T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 100Ω		UNIT
			Min	Тур	Max	Min	Max	1
^t PLH ^t PHL	Propagation delay D _{na} , D _{nb} to Q _n	Waveform 1	1.0 1.0	2.0 2.5	4.5 5.0	1.0 1.0	4.5 5.0	ns
D _{tpw}	Pulse width distortion ¹	Frequency = 10MHz		0.8	1.2		1.8	ns
t _{PS}	Propagation delay Skew ^{2,4}	Waveform 2		0.8	1.2		1.3	ns
t _{RFS}	Rise and Fall time Skew 3,4			0.3	1.5		2.0	ns
tos	Output to output Skew 4			0.9	1.3		1.6	ns
t _{THL} t _{TLH}	Fall time 90% to 10% Rise time 10% to 90%	Test circuits and Waveforms	1,0 1.0	1.5 1.8	3.0 3.0	0.5 0.5	4.0 4.5	ns

NOTES:

AC WAVEFORMS



NOTES:


1. D town is defined as the difference between input pulse width and output pulse width (0 to 3 volt input swing and 50% duty cycle).

2. I to the actual - to the actual | .

3. | to the actual - to the actual | .


4. Skew times are valid only under same test conditions (temperature, V cc, loading, etc.,).

TYPICAL (V $_{\rm CC}$ =5.0V) V $_{\rm OL}$ VERSUS I $_{\rm OL}$ FOR VARIOUS TEMPERATURES




FAST 74F5302

TYPICAL (V $_{\rm cc}$ =5.0V) V $_{\rm OH}$ VERSUS I $_{\rm OH}$ FOR VARIOUS TEMPERATURES



FAST 74F5302

TEST CIRCUIT AND WAVEFORMS




Test Circuit For Totem-Pole Outputs

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



 $V_{M} = 1.5V$ Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS							
/ AMIL!	Amplitude	Rep. Rate	t _w t _{TLH}		t _{THL}			
74F	3.0V	1MHz	500ns	2.5ns	2.5ns			

Document No.	853-1120
ECN No.	
Date of issue	June 12, 1990
Status	Product Specification

FAST 74F8960, 74F8961

Futurebus Transceivers

74F8960-Octal Latched Bidirectional Futurebus Transceiver, INV (OC) 74F8961-Octal Latched Bidirectional Futurebus Transceiver, NINV (OC)

FEATURES	TYPE	TYPICAL PROPAGATION DELAY
Octal I stched Transceiver	74F8960	6.5ns

and the second second	DELAY	(IOIAL)
74F8960	6.5ns	80mA
74F8961	6.5ns	80mA
ORDERING INFO	ORMATION	

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
28-Pin Plastic DIP (600 mil) ¹	N74F8960N, N74F8961N
28-Pin PLCC	N74F8960A, N74F8961A

NOTE:

High speed operation enhances performance of backplane buses and facilitates incident wave switching

 Drives heavily loaded backplanes with equivalent load impedances

· High drive (100mA) open collector

 Reduced voltage swing (1 volt) produces less noise and reduces

down to 10 ohms

drivers on B-port

power consumption

- Compatible with IEEE 896 Futurebus Standard
- Bulit-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity
- Controlled output ramp and multiple GND pins minimize ground bounce
- Glitch-free power up / power down operation

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₇	PNP latched inputs	3.5/0.0117	70µА/70µА
B ₀ - B ₇	Data inputs with threshold circuitry	5.0/0.167	100μΑ/100μΑ
OEA	A Output Enable input (active High)	1.0/0.033	20μΑ/20μΑ
OEB ₀ , OEB ₁	B Output Enable inputs (active Low)	1.0//0.033	20μΑ/20μΑ
LĒ	Latch Enable input (active Low)	1.0//0.033	20μΑ/20μΑ
A ₀ - A ₇	3-State outputs	150/40	3mA/24mA
B ₀ - B ₇	Open Collector outputs	OC*/166.7	OC*/100mA

NOTES:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

* OC = Open Collector

DESCRIPTION

The 74F8960 and 74F8961 are octal bidirectional latched transceivers and are intended to provide the electrical interface to a high performance wired-OR bus. The B port inverting drivers are low-capacitance open collector with controlled ramp and are designed to sink 100 mA from 2 volts. The B port receivers have a 100 mV threshold region and a 4 ns glitch filter.

The B port interfaces to 'Backplane Transceiver Logic' (BTL). BTL features a reduced (1V) voltage swing for lower power consumption and a series diode on the drivers to reduce capacitive loading (<5 pF).

Incident wave switching is employed, therefore BTL propagation delays are short. Although the voltage swing is much less for BTL, so is its receiver threshold region, therefore noise margins are excellent.

BTL offers low power consumption, low

ground bounce, EMI and crosstalk, low capacitive loading, superior noise margin and low propagation delays. This results in a high bandwidth, reliable backplane. The 74F8960 and 74F8961 A ports have TTL 3-State drivers and TTL receivers with a latch function. A separate High level control input ($V_{\rm v}$) is provided to limit the A port output level to a given voltage level (such as 3.3V). For 5.0V systems, $V_{\rm x}$ is simply tied to $V_{\rm CC}$:


TYPICAL SUPPLY CURRENT

74F8961 is the non-inverting version of 74F8960.


^{1.} Thermal mounting techniques are recommended.

FAST 74F8960, 74F8961


PIN CONFIGURATION DIP




PIN CONFIGURATION PLCC




LOGIC SYMBOL




PIN CONFIGURATION



PIN CONFIGURATION PLCC




LOGIC SYMBOL




PIN DESCRIPTION

SYMBOL	PINS	TYPE	NAME AND FUNCTION
A ₀ - A ₇	3, 5, 6, 7, 9, 10, 12, 13	1/0	PNP latched input / 3-state output (with V _X control option)
B ₀ - B ₇	27, 26, 24, 23, 21, 20, 19, 17	1/0	Data input with special threshold circuitry to reject noise / Open Collector output, High current drive
OEB ₀	15	Input	Enables the B outputs when both pins are Low
OEB ₁	16	Input	chables the B outputs when both pins are Low
OEA	2	Input	Enables the A outputs when High
Œ	28	Input	Latched when High (a special delay feature is built in for proper enabling times)
v _x	14	Input	Clamping voltage keeping V _{OH} from rising above V _X (V _X = V _{CC} for normal use)

LOGIC DIAGRAM 74F8960





FAST 74F8960, 74F8961

FUNCTION TABLE 74F8960

	INPUTS		INPUTS LATCH OUTPUTS		MODE				
A _n	B,*	LE	OEA	OEB _o	OEB,	STATE	A _n	B _n	MODE
Н	Х	L	L	L	L	Н	Z	L	A 3-state, Data from A to B
L	X	L	L	L	L	L	Z	H**	A 0-state, Data Holli A to b
Х	Х	Н	L	L	L	Q _n	Z	<u>a</u>	A 3-state, Latched data to B
_	-	L	Н	L	L	(1)	(1)	(1)	Feedback: A to B, B to A
_	Н	Н	Н	L	L	L (2)	L	Z ⁽²⁾	Preconditioned Latch enabling data
_	L	Н	Н	L	L	L ⁽²⁾	Н	Z ⁽²⁾	transfer from B to A
-	-	Н	Н	L	L	Q _n	۵ _n	<u>a</u>	Latch state to A and B
Н	Х	L	L	Н	Х	Н	Z	Z	
L	Х	L	L	Н	X	L	Z	Z	B and A 3-state
Х	Х	Н	L	Н	Х	Q _n	Z	Z	
_	Н	L	Н	Н	X	Н	L	Z	
-	L	L	Н	Н	Х	L	Н	Z	B 3-state, Data from B to A
_	Н	Н	Н	Н	X	Q _n	L	Z	b o-state, bata nom b to A
-	L	Н	н	Н	Х	Qn	Н	Z	
Н	Х	L	L	Х	Н	н	Z	Z	
L	Х	L	L	Х	Н	L	Z	Z	B and A 3-state
х	х	Н	L	х	Н	Q _n	Z	Z	
-	Н	L	Н	х	Н	Н	L	Z	
-	L	L	Н	х	Н	L	Н	Z	B 3-state, Data from B to A
_	н	Н	Н	Х	Н	Q _n	L	Z	Do state, Data from D to A
_	L	Н	Н	Х	Н	Q _n	Н	Z	

- H = High voltage level
- L = Low voltage level
- X = Don't care
- = Input not externally driven
- Z = High Impedance (off) state
- Q = High or Low voltage level one setup time prior to the Low-to-High LE transition
- (1) = Condition will cause a feedback loop path; A to B and B to A
- (2) = The latch must be preconditioned such that B inputs may assume a High or Low level while \overline{OEB}_0 and \overline{OEB}_1 are Low and \overline{LE} is High.
- H** = Goes to level of pullup voltage.
- B* = Precaution should be taken to insure B inputs do not float. If they do they are equal to Low state.

FUNCTION TABLE. 74F8961

		INPUTS				LATCH	OUT	PUTS	uon.
A _n	B _n *	LE	OEA	OEB _o	OEB,	STATE	A _n	B _n	MODE
Н	Х	L	L	L	L	Н	Z	H**	A 3-state, Data from A to B
L	Х	L	L	L	L	L	Z	L	A 3-state, Data Holl A to B
X	Х	Н	L	L	L	Q _n	Z	Q _n	A 3-state, Latched data to B
-	-	L	н	L	٦	(1)	(1)	(1)	Feedback: A to B, B to A
_	Н	Н	Н	L	L	H ⁽²⁾	н	Z ⁽²⁾	Preconditioned Latch enabling data
_	L	Н	Н	L	L	H ⁽²⁾	L	Z ⁽²⁾	transfer from B to A
_	-	Н	Н	L	L	Qn	Qn	Qn	Latch state to A and B
Н	X	L	L	Н	Х	Н	Z	Z	·
L	Х	L	L	Н	Х	L	Z	Z	B and A 3-state
X	X	Н	L	Н	Х	Q _r	Z	Z	
_	Н	L	н	Н	Х	н	Н	Z	
_	L	L	Н	Н	Х	L	L	Z	B 3-state, Data from B to A
_	H	Н	Н	Н	Х	م	Н	Z	Do-state, Data work b to A
-	L	н	Н	Н	Х	Q _n	L	Z	
Н	Х	L	L	х	Н	Н	Z	Z	
L	Х	L	L	Х	Н	L	Z	Z	B and A 3-state
Х	Х	Н	L	Х	Н	Qn	Z	Z	
_	Н	L	Н	X	Н	Н	Н	Z	
_	L	L	Н	X	Н	L	L	Z	B 3-state, Data from B to A
_	Н	Н	н	X	н	Q _n	Н	Z	Do-state, Data Holli B to A
_	L	Н	Н	Х	Н	Q _n	L	Z	

- = High voltage level
- = Low voltage level
- X = Don't care
- = Input not externally driven
- = High Impedance (off) state
- Q = High or Low voltage level one setup time prior to the Low-to-High LE transition
 (1) = Condition will cause a feedback loop path; A to B and B to A
- (2) = The latch must be preconditioned such that B inputs may assume a High or Low level while OEB, and OEB, are Low and LE is High.
- H** = Goes to level of pullup voltage.
- B* = Precaution should be taken to insure B inputs do not float. If they do they are equal to Low state.

FAST 74F8960, 74F8961

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
v _x	Threshold control	-0.5 to +7.0	V
	OEB _n , OE	A, LE -0.5 to +7.0	V
V _{IN}	Input voltage A ₀ - A ₇ , B ₀	- B ₇ -0.5 to 5.5	1 v
I _{IN}	Input current	-40 to +5	mA
V _{out}	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
	Current applied to output in Low output state	48	mA
'out	B ₀ - B ₇	200] "A
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

	04044550					
SYMBOL	PARAMET	ER	Min	Nom	Max	UNIT
V _{cc}	Supply voltage		4.5	5.0	5.5	٧
V _{IH}	High-level input voltage	Except B ₀ - B ₇ B ₀ - B ₇	2.0 T.625			٧
V _{IL}	Low-level input voltage	Except B ₀ - B ₇ B ₀ - B ₇			0.8 1.475	٧
I _{IK}	Input clamp current	Except A ₀ - A ₇ A ₀ - A ₇			-18 -40	mA
Гон	High-level output current	A ₀ - A ₇			-3	mA
l _{oL}	Low-level output current	A ₀ -A ₇ B ₀ - B ₇			24 100	mA
T _A	Operating free-air temperature range		0		70	°C

FAST 74F8960, 74F8961

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				1	-	LIMITS	3	
SYMBOL	PARAMETER		TEST C	ONDITIONS ¹	Min	Typ ²	Max	UNIT
I _{OH}	High level output current	B ₀ - B ₇	V _{CC} = MAX, V _{IL} =MAX	V _{IH} = MIN, V _{OH} = 2.1V			100	μА
l _{OFF}	Power-off output current	B ₀ - B ₇	V _{CC} = 0.0V, V _{IL} =MAX,	V _{IH} = MIN, V _{OH} = 2.1V			100	μА
			V _{CC} = MIN, V _{IL} = MAX,	I _{OH} = -3mA, V _X = V _{CC}	2.5		V _{CC}	V
v _{OH}	High-level output voltage	A ₀ - A ₇ ⁴	V _{IH} = MIN	I _{OH} = -0.4mA, V _X = 3.13V & 3.47V	2.5		v _x	٧
.,		A ₀ - A ₇ 4	V _{IH} = MIN	I _{OL} = 20mA, V _X = V _{CC}			0.5	V
V _{OL}	Low-level output voltage	B ₀ - B ₇	V _{CC} = MIN, V _{IL} = MAX,	I _{OL} = 100mA			1.15	٧
		0 57	V _{IH} = MIN	I _{OL} = 4mA	0.40			٧
V _{IK}	Input clamp voltage	A ₀ - A ₇	V _{CC} = MIN, I _I = I _{IK}				-0.5	٧
- IK			V _{CC} = MIN, I _I = I _{IK}				-1.2	٧
	Input current at	OEB _n , OEA, LE	$V_{CC} = 0.0V, V_{I} = 7.0V$				100	μΑ
1,	maximum input voltage		$V_{CC} = MAX, V_1 = 5.5V$				1	mA
1 _{IH}	Iliah Iarra Iarra	OEB _n , OEA, LE	V _{CC} = MAX, V _I = 2.7V,	B _n - A _n = 0V			20	μА
IH	High-level input current	B ₀ - B ₇	V _{CC} = MAX, V _I = 2.1V	,			100	μА
I _{IL}	1 11	OEB, OEA, LE	V _{CC} = MAX, V _I = 0.5V				-20	μA
IL	Low-level input current	B ₀ - B ₇	$V_{CC} = MAX, V_I = 0.3V$				-100	μА
I _{OZH} + I _{IH}	Off-state output current, High-level voltage applied	A ₀ - A ₇	V _{CC} = MAX, V _O =2.7V				70	μА
OZL + I _{IL}	Off-state output current, Low-level voltage applied	A ₀ - A ₇	V _{CC} = MAX, V _O =0.5V				-70	μА
ı _x	High lavel as about a surrow		$V_{CC} = MAX, V_X = V_{CC}, A_0 - A_7 = 2.7V, B_0 - B_7$	<u>LE</u> = OEA = <u>OEB</u> _n = 2.7V, = 2.0V	-100	-	100	μА
^	High-level control current		$\frac{V_{CC}}{OEB} = MAX, V_X = 3.13V_{CE}$	/ & 3.47 V, LE = OEA = 2.7V,	-10		10	mA
los	Short-circuit output current ³	A ₀ - A ₇ only	V _{CC} = MAX, B _n = 1.6V,	OEA = 2.0V, OEB _n = 2.7V	-60		-150	mA
		ГССН	V _{CC} = MAX			70	100	mA
^l cc	Supply current (total)	CCL	V _{CC} = MAX, V _{IL} = 0.5V			100	145	mA
		l _{ccz}	V _{CC} = MAX, V _{IL} = 0.5V			80	100	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. Unless otherwise

specified, V_x = V_{CC} for all test conditions.

2. All typical values are at V_{CC} = 5V, T_A = 25°C.

3. Not more than one output should be shorted at a time. For testing I_{OS}: the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature. well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

^{4.} Due to test equipment limitations, actual test conditions are for $V_{\parallel H}$ =1.6V and V_{\parallel} =1.3V.

FAST 74F8960, 74F8961

AC ELECTRICAL CHARACTERISTICS for 74F8960

				A	PORT LIM	ITS		
SYMBOL	PARAMETER	TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	
t _{PLH}	Propagation delay B to A	Waveform 1, 2	5.5 6.0	7.5 7.5	12.0 10.5	5.0 6.0	12.0 11.0	ns
t _{PZH} t _{PZL}	Output Enable time from High or Low OEA to A	Waveform 4.5	8.0 8.5	10.5 12.0	14.5 14.5	7.5 8.5	15.5 17.0	ns
t _{PHZ} t _{PLZ}	Output Disable time to High or Low OEA to A	Waveform 4.5	2.0 2.0	4.5 4.5	7.0 7.5	2.0 2.0	7.5 8.0	ns
		·	B PORT LIMITS					
SYMBOL	PARAMETER	TEST CONDITION	T _A = +25°C V _{CC} = 5V C _D = 30pF R _U = 9Ω			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{D} = 30 \text{pF}$ $R_{U} = 9\Omega$		UNIT
			Min	Тур	Max	Min	Max	1
t _{PLH} t _{PHL}	Propagation delay A to B	Waveform 1, 2	2.0 3.5	4.0 6.0	7.0 8.0	2.0 3.0	8.0 9.0	ns
t _{PLH} t _{PHL}	Propagation delay LE to B	Waveform 1, 2	3.0 4.0	5.0 6.0	8.5 9.0	2.5 3.0	10.0 9.5	ns
t _{PLH} t _{PHL}	Enable/disable time OEB _n to B	Waveform 1, 2	2.5 4.5	4.5 7.5	7.5 10.5	1.5 3.5	8.5 10.5	ns
t _{TLH} t _{THL}	Transition time, B Port 1.3V to 1.7 V, 1.7V to 1.3V	Test Circuit and Waveforms	0.5 0.5	2.0 2.0	4.5 4.5	0.5 0.5	4.5 4.5	ns

AC SETUP REQUIREMENTS for 74F8960

			LIMITS					
SYMBOL	PARAMETER	TEST CONDITION	$T_A = +25$ °C $V_{CC} = 5V$ $C_L = 50$ pF $R_L = 500\Omega$			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_L = 50 \text{pF}$ $R_L = 500 \Omega$		UNIT
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Set-up time A to LE	Waveform 3	5.0 5.0			5.0 5.0		ns
t _h (H) t _h (L)	Hold time A to LE	Waveform 3	0.0			0.0 0.0		ns
t _w (L)	LE pulse width, Low	Waveform 3	6.0			6.0		ns

FAST 74F8960, 74F8961

AC ELECTRICAL CHARACTERISTICS for 74F8961


				A	PORT LIN	IITS		
SYMBOL	PARAMETER	TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
			Min	Тур	Max	Min	Max	1
t _{PLH} t _{PHL}	Propagation delay B to A	Waveform 1, 2	5.5 6.0	7.5 7.5	12.0 10.5	5.0 6.0	12.0 11.0	ns
t _{PZH} t _{PZL}	Output Enable time from High or Low OEA to A	Waveform 4.5	8.0 8.5	10.5 12.0	14.5 14.5	7.5 8.5	15.5 17.0	ns
t _{PHZ}	Output Disable time to High or Low OEA to A	Waveform 4.5	2.0 2.0	4.5 4.5	7.0 7.5	2.0 2.0	7.5 8.0	ns
			B PORT LIMITS					
SYMBOL	PARAMETER	TEST CONDITION		$T_{A} = +25^{\circ}C$ $V_{CC} = 5V$ $C_{D} = 30pF$ $R_{U} = 9\Omega$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_D = 30 \text{pF}$ $R_U = 9\Omega$		UNIT
·			Min	Тур	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay A to B	Waveform 1, ≥	2.0 3.5	4.0 6.0	7.0 8.0	2.0 3.0	8.0 9.0	ns
t _{PLH} t _{PHL}	Propagation delay LE to B	Waveform 1, 2	3.0 4.0	5.0 6.0	8.5 9.0	2.5 3.0	10.0 9.5	ns
t _{PLH} t _{PHL}	Enable/disable time OEB _n to B	Waveform 1, 2	2.5 4.5	4.5 7.5	7.5 10.5	1.5 3.5	8.5 10.5	ns
t _{TLH} t _{THL}	Transition time, B Port 1.3V to 1.7 V, 1.7V to 1.3V	Test Circuit and Waveforms	0.5 0.5	2.0 2.0	4.5 4.5	0.5 0.5	4.5 4.5	ns


AC SETUP REQUIREMENTS for 74F8961

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	$T_{\mathbf{A}} = +25^{\circ}\mathbf{C}$ $V_{\mathbf{CC}} = 5\mathbf{V}$ $C_{\mathbf{L}} = 50\mathbf{pF}$ $R_{\mathbf{L}} = 500\Omega$			$T_A = 0$ °C to +70°C $V_{CC} = 5V \pm 10$ % $C_L = 50$ pF $R_L = 500$ Ω		UNIT
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Set-up time A to LE	Waveform 3	5.0 5.0			5.0 5.0		ns
t _h (H) t _h (L)	Hold time A to LE	Waveform 3	0.0 0.0			0.0 0.0		ns
t _w (L)	LE pulse width, Low	Waveform 3	6.0			6.0		ns

FAST 74F8960, 74F8961

AC WAVEFORMS





A Port

B Port

3.0V

2.0V

DEFINITIONS

R_I = Load resistor; see AC CHARACTERISTICS for

Test Circuit For Outputs On B Port

- C₁ = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OLIT} of pulse generators.

C_D = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

0.0V

1.0V

1MHz

1MHz

500ns

500ns

2.5ns

4.0ns

2.5ns

4.0ns

R₁₁ = Pull up resistor; see AC CHARACTERISTICS for value.

Document No.	853-1425
ECN No.	99390
Date of issue	April 18, 1990
Status	Product Specification

FEATURES

- · Octal Latched Transceiver
- Drives heavily loaded backplanes with equivalent load impedances down to 10 ohms
- High drive (100mA) open collector drivers on B-port
- Reduced voltage swing (1 volt) produces less noise and reduces power consumption
- High speed operation enhances performance of backplane buses and facilitates incident wave switching
- Compatible with IEEE 896 Futurebus Standard
- Built-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity
- Multiple GND pins minimize ground bounce
- Glitch-free power up / power down operation

DESCRIPTION

The 74F8962 and 74F8963 are octal bidirectional latched transceivers and are intended to provide the electrical interface to a high performance wired-OR bus. The B port inverting drivers are low-capacitance open collector with controlled ramp and are designed to sink 100 mA from 2 volts. The B port receivers have a 150 mV threshold region.

The B port interfaces to 'Backplane Transceiver Logic' (BTL). BTL features a reduced (1V) voltage swing for lower power

FAST 74F8962, 74F8963

Futurebus Transceivers

74F8962 9-Bit Latched Bidirectional Futurebus Transceiver, INV (OC) 74F8963 9-Bit Latched Bidirectional Futurebus Transceiver, NINV (OC)

TYPE	TYPICAL PROPAGATION DELAY	MAX SUPPLY CURRENT (TOTAL)
74F8962	6.5ns	90mA
74F8963	5.5ns	90mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
4-Pin Quad Flatpack ¹	N74F8962Y, N74F8963Y
4-Pin PLCC	N74F8962A, N74F8963A

NOTE 1: Flatpack package is not available at this time.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
Al ₀ - Al ₈	PNP latched inputs	1.0/0.033	20μΑ/20μΑ
B _o - B ₈	Data inputs with threshold circuitry	5.0/0.167	100μΑ/100μΑ
OEAB, OEBA	Output Enable inputs (active Low)	1.0/0.033	20μΑ/20μΑ
LEAB, LEBA	Latch Enable inputs (active Low)	1.0//0.033	20μΑ/20μΑ
AO ₀ - AO ₈	3-State outputs	150/40	3mA/24mA
B ₀ - B ₈	Open Collector outputs	OC*/166.7	OC*/100mA

NOTES:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

* OC = Open Collector

consumption and a series diode on the drivers to reduce capacitive loading.

Incident wave switching TO 9 ohm is guaranteed. The voltage swing is much less for BTL, so is its receiver threshold region, therefore noise margins are excellent.

BTL offers low power consumption, low ground bounce, low EMI and crosstalk,

low capacitive loading, superior noise margin and low propagation delays. This results in a high bandwidth, reliable backplane.


The 74F8962 and 74F8963 A ports have TTL 3-State drivers and TTL receivers with a latch function.


74F8963 is the non-inverting version of 74F8962.

FAST 74F8962, 74F8963


Futurebus Transceivers

PIN CONFIGURATION FLATPACK and PLCC






LOGIC SYMBOL (IEEE/IEC)




LOGIC SYMBOL(IEEE/IEC)



PIN DESCRIPTION


SYMBOL	PINS	TYPE	NAME AND FUNCTION
Al _o - Al ₈	2, 4, 7, 9, 11,14, 16, 19, 21	Input	PNP latched inputs
B ₀ - B ₈	42, 40, 38, 36, 34, 32, 30, 28, 26	1/0	Data input / Open Collector outputs. High current drives.
OEAB	25	Input	Output Enable input. Enables the B outputs when Low.
OEBA	44	Input	Output Enable input. Enables the A outputs when Low.
LEAB	24	Input	Latch Enable input. Enables the AB latches Low.
LEBA	43	Input	Latch Enable input. Enables the BA latvches Low
AO ₀ - AO ₈	3, 5, 8, 10, 13, 15, 17, 20, 22	Output	TTL 3-state outputs
GND	6, 12, 18, 27, 29, 31, 33, 35, 37, 39,41	Ground	Grounds
v _{cc}	1, 23	Power	Positive supply voltages

FAST 74F8962, 74F8963



FAST 74F8962, 74F8963

LOGIC DIAGRAM 74F8963



FAST 74F8962, 74F8963

FUNCTION TABLE 74F8962

		INP	UTS			LAT STA		OUT	PUTS	MODE
Ai	B,*	LEAB	LEBA	OEAB	OEBA	AB	BA	AO _n	Bn	
Н	Н	L	L	Н	Н	Н	Н	Z	Х	
L	L	L	L	н	Н	L	L	Z	Х	B and AO disabled
X	X	Н	Н	Н	Н	Q _n	۵	Z	Х	
Н	-	L	Х	L	Н	Н	Qn	Z	L	AO 3-state, transparent data from AI to B
L	-	L	X	L	Н	L	۵	Z	H**	AC 3-state, transparent data from Ai to B
X	Н	X	L	Н	L	Qn	Н	L	Х	B disabled transcent data from B to 40
X	L	X	L	Н	L	Q _n	L	Н	Х	B disabled, transparent data from B to AO
X	X	н	Х	Ĺ	Н	Q	Q _n	Z	\overline{Q}_n	AO 3-state, latched data to B
X	X	X	Н	Н	L	Q _n	Qn	<u>a</u>	Х	B disabled, latched data to AO
Х	Х	Н	Н	L	L	Qn	Qn	۵	۵	Latched state to AO and B
Н	-	L	L	L	L	Н	L	Н	L	Read back from Al to B to AO (both latches
L	-	L	L	L	L	L	Н	L	н	transparent)

H = High voltage level

= Low voltage level

X = Don't care

= Input not externally driven

Z = High Impedance (OFF) state

 Q_n = High or Low voltage level one setup time prior to the Low-to-High $\overline{\text{LEXX}}$ transition H^{**} = Goes to level of pullup voltage.

B* = Precaution should be taken to insure B inputs do not float. If they do they are equal to Low state.

FUNCTION TABLE 74F8963

		INP	UTS			LAT STA		оиті	PUTS	MODE
Ai	B,*	LEAB	LEBA	OEAB	OEBA	AB	ВА	AO _n	B _n	
Н	Н	L	L	Н	Н	L	L	Z	Х	
L	L	L	L	н	Н	Н	Н	Z	Х	B and AO disabled
Х	Х	Н	Н	Н	Н	۵,	۵	Z	X	
Н	-	L	х	L	Н	L	۵	Z	Н	AO 3-state, transparent data from AI to B
L	-	L	Х	L	Н	Н	۵	Z	L	AO 3-state, transparent data from Ar to B
Х	Н	X	L	н	L	۵	L	Н	х	B disabled transported to the B to AO
X	L	Х	L	Н	L	۵	Н	L	X	B disabled, transparent data from B to AO
X	Х	Н	Х	L	Н	۵	۵	Z	۵	AO 3-state, latched data to B
Х	X	X	Н	Н	L	۵	۵	Q _n	Х	B disabled, latched data to AO
Х	Х	H	Н	L	L	۵	۵	Q _n	Qn	Latched state to AO and B
Н	-	L	L	L	L	L	L	Н	н••	Read back from Al to B to AO (both latches
L	-	L	L	L	L	Н	Η	L	L	transparent)

H = High voltage level

Low voltage level

X = Don't care

= Input not externally driven

Z = High Impedance (OFF) state

Q_n = High or Low voltage level one setup time prior to the Low-to-High LEXX transition

H** = Goes to level of pullup voltage.

B* = Precaution should be taken to insure B inputs do not float. If they do they are equal to Low state.

April 18, 1990

FAST 74F8962, 74F8963

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
v _{cc}	Supply voltage		-0.5 to +7.0	V
V	Input voltage	OEBA, OEAB, LEBA, LEAB	-0.5 to +7.0	v
V _{IN}	input voltage	A ₀ - A ₈ , B ₀ - B ₈	-0.5 to +5.5	V
IN	Input current		-40 to +5	mA
V _{OUT}	Voltage applied to output in High output state		-0.5 to +V _{CC}	V
	Current applied to autout in Law autout state	AO ₀ - AO ₈	48	
'OUT	Current applied to output in Low output state	B ₀ - B ₈	200	mA
T _A	Operating free-air temperature range		0 to +70	°C
T _{STG}	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

				LIMITS		
SYMBOL	PARAMETER		Min	Nom	Max	UNIT
V _{CC}	Supply voltage		4.5	5.0	5.5	V
V _{IH}	High-level input voltage	Except B ₀ - B ₈	2.0			v
"H	riigii-ieveriiiput voltage	B ₀ - B ₈	1.62			•
V _K	Low-level input voltage	Except B ₀ - B ₈			0.8	v
*L	Low-level input voltage	B ₀ - B ₈			1.47	•
I _{IK}	Input clamp current				-18	mA
Гон	High-level output current	AO ₀ - AO ₈		, and the second	-3	mA
		AO ₀ - AO ₈			24	
OL	Low-level output current	B ₀ - B ₈			100	mA
T _A	Operating free-air temperature range		0		70	°C

FAST 74F8962, 74F8963

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1		LIMITS	3	
SYMBOL	PARAMETER		TEST CONDITIONS ¹	Min	Typ ²	Max	UNIT
ГОН	High level output current	B ₀ - B ₈	V _{CC} = MAX, V _{IL} =MAX, V _{IH} = MIN, V _{OH} = 2.1V			100	μА
l _{OFF}	Power-off output current	B ₀ - B ₈	V _{CC} = 0.0V, V _{IL} =MAX, V _{IH} = MIN, V _{OH} = 2.1V			100	μА
V _{OH}	High-level output voltage	AO ₀ - AO ₈ 4	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN, I _{OH} = -3mA	2.5		V _{cc}	٧
		AO ₀ - AO ₈ 4	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN, I _{OL} = 24mA			0.5	٧
V _{OL}	Low-level output voltage	B ₀ - B ₈	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN, I _{OL} = 100mA	0.75	1.0	1.10	٧
		0 8	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN, I _{OL} = 4mA	0.4			V
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}			-1.2	V
1,	Input current at maximum input voltage	OEAB, OEAB, LEAB, LEBA, Al _o - Al _g	V _{CC} = MAX, V _I = 7.0V			100	μА
	,	B ₀ - B ₈	V _{CC} = MAX, V _I = 5.5V			1	mA
I _{IH}	High-level input current	OEAB,OEAB, LEAB, LEBA, Al ₀ - Al ₈	V _{CC} = MAX, V _I = 2.7V			20	μΑ
	*.	B ₀ - B ₈	V _{CC} = MAX, V _I = 2.1V			100	μА
l _{IL}	Low-level input current	OEAB,OEAB, LEAB, LEBA, Al _o - Al _B	V _{CC} = MAX, V _I = 0.5V			-20	μА
		B ₀ - B ₈	V _{CC} = MAX, V _I = 0.3V			-100	μА
lozh	Off-state output current, High-level voltage applied		V _{CC} = MAX, V _O =2.7V			50	μА
I _{OZL}	Off-state output current, Low-level voltage applied	AO ₀ - AO ₈	V _{CC} = MAX, V _O =0.5V			-50	μА
los	Short-circuit 3 'F8962	AO ₀ - AO ₈	$V_{CC} = MAX$, $B_n = 1.3V$, $\overline{OEBA} = 0.8V$, $\overline{OEB}_n = 2.7V$	-60		-150	mA
·OS	output current ³ 'F8963	only	$V_{CC} = MAX$, $B_n = 1.8V$, $\overline{OEBA} = 0.8V$, $\overline{OEB}_n = 2.7V$				
		Гссн	V _{CC} = MAX		80	110	mA
^l cc	Supply current (total)	ICCL	V - MAY V - 0.5V		105	145	mA
		Iccz	V _{CC} = MAX, V _{IL} = 0.5V		80	110	mA

NOTES:

252 April 18, 1990

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.

3. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the child remove the process of the well above normal and thereby cause invalid readings in other parameter tests. The any sequence of parameter tests, I los tests should be performed last.

4. Due to test equipment limitations, actual test conditions are for V H=1.8V and V L=1.3V.

FAST 74F8962, 74F8963

AC ELECTRICAL	CHARACTERISTICS	FOR	74F8962
----------------------	------------------------	-----	---------

						A PORT	LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF			+70 V _{CC} = 5	9°C to 9°C V ±10% 50pF	T _A =0° +70 V _{CC} = 5 C _L =	℃ 5V ±5%	UNIT
		·	R,	= 500	Ω		500 Ω	R _L =	500Ω	
			Min	Тур	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay B _n to AO _n	Waveform 1, 2	5.0 3.5	7.0 5.5	10.0 8.5	4.5 3.5	11.0 8.5	4.5 3.5	10.5 8.5	ns
t _{PLH} t _{PHL}	Propagation delay LEBA to AO _n	Waveform 1,2	5.5 4.5	7.0 6.5	10.0 9.5	5.0 4.5	10.0 9.5	5.0 4.5	10.5 9.5	ns
t _{PZH} t _{PZL}	Output Enable time to High or Low OEBA to AO _n	Waveform 5,6	7.5 8.5	9.5 10.5	12.5 13.0	6.5 7.5	13.5 14.5	6.5 7.5	13.0 13.5	ns
t _{PHZ} t _{PLZ}	Output Disable time from High or Low OEBA to AO _n	Waveform 5,6	3.5 4.5	5.5 6.5	8.5 9.5	2.5 4.0	10.0 10.0	2.5 4.0	9.0 9.5	ns
^t rskew	Skew between receivers in same package	Waveform 4		1.5	2.5		4.0		4.0	ns
						B PORT	LIMITS			
			TA	= +25	°C		0°C to 0°C	T _A =0		
			v	cc = 5	٧		V ±10%		5V ±5%	
SYMBOL	PARAMETER	TEST CONDITION	С	0 = 9ر 10 = 9ر	F	C _D =	30pF = 9Ω	C _D =	30pF	UNIT
			Min	Тур	Max	Min	Max	Min	Max	1
t _{PLH} t _{PHL}	Propagation delay Al _n to B _n	Waveform 1, 2	3.5 4.0	5.5 6.0	8.5 9.5	3.0 3.5	9.0 10.5	3.0 3.5	9.0 10.0	ns
t _{PLH}	Propagation delay LEAB to B _n	Waveform 1, 2	4.0 5.0	6.0 7.0	8.5 10.5	3.5 5.0	9.5 10.5	3.5 5.0	9.5 10.5	ns
t _{PLH} t _{PHL}	Output Enable/Disable time OEAB to B _n	Waveform 1	3.5 3.0	5.0 4.0	8.0 8.0	3.0 2.5	8.5 8.5	3.0 2.5	8.0 8.5	ns
trh thi	Transition time, B port 10% to 90%, 90% to 10%	Test Circuit and Waveforms	1.0 1.0	1.2 2.0	1.6 2.5	1.0 1.0	2.5 3.5	1.0 1.0	2.5 3.5	ns
t _{DSKEW}	Skew between drivers in same package	Waveform 4		0.5	2.0		3.0		3.0	ns

AC SETUP REQUIREMENTS FOR 74F8962

						LIMI	rs			
SYMBOL	PARAMETER	TEST CONDITION	$T_A = +25$ °C $V_{CC} = 5V$ $C_L = 50$ pF $R_L = 500\Omega$			T _A = 0 +70 V _{CC} = 5' C _L = 5 R _L = 5	°C V ±10% 50pF	T _A =0°C to +70°C V _{CC} = 5V ±5% C _L = 50pF R _L = 500Ω		UNIT
			Min	Тур	Max	Min	Max	Min	Max	1
t _s (H) t _s (L)	Set-up time Al _n to LEAB	Waveform 3	3.0 1.0			3.5 2.0		3.0 1.5		ns
t _h (H) t _h (L)	Hold time Al _n to LEAB	Waveform 3	3.0 0.0	-		3.5 0.0		3.0 0.0		ns
t _s (H) t _s (L)	Set-up time B _n to LEBA	Waveform 3	2.0 1.0			2.5 1.0		2.0 1.0		ns
t _ր (H) t _ր (L)	Hold time B _n to LEBA	Waveform 3	3.0 1.5			3.5 2.0		3.0 2.0		ns
t _w (L)	LEAB or LEBA Pulse width, Low	Waveform 3	4.5			4.5		4.5		ns

FAST 74F8962, 74F8963

AC ELECTRICAL CHARACTERISTICS FOR 74F8963


						A PORT	LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	v C	= +25° CC = 5° = 50p = 500	v F	V _{CC} = 5 C _L =	0°C to 0°C 5V ±10% 50pF 500Ω	C _L =	℃ 5V ±5%	UNIT
			Min	Тур	Max	Min	Max	Min	Max	1
t _{PLH}	Propagation delay B _n to AO _n	Waveform 1, 2	3.5 2.5	5.5 4.0	8.0 7.0	3.0 2.0	9.0 7.5	3.0 2.0	8.0 7.5	ns
t _{PLH} t _{PHL}	Propagation delay LEBA to AO _n	Waveform 1,2	6.0 4.0	7.5 5.5	10.0 8.5	5.0 3.5	11.5 9.0	5.0 3.5	10.0 8.5	ns
t _{PZH} t _{PZL}	Output Enable time to High or Low OEBA to AO	Waveform 5,6	9.0 10.0	11.0 12.0	14.0 15.0	8.5 9.0	15.5 17.0	8.5 9.0	14.5 15.5	ns
t _{PHZ} t _{PLZ}	Output Disable time from High or Low OEBA to AO _n	Waveform 5,6	4.0 5.5	6.0 7.0	9.0 10.0	3.0 5.0	10.5 11.0	3.0 5.0	9.5 10.0	ns
^t rskew	Skew between receivers in same package	Waveform 4		1.5	2.0		4.0		4.0	ns
						B PORT	LIMITS			
			TA	= +25	°C	+7	0°C to 0°C	T _A =0 +70	°C	
SYMBOL	PARAMETER	TEST CONDITION	C,	cc = 5 0 = 30p R _U = 90	F	C _D =	V ±10% 30pF = 9Ω	V _{CC} = E C _D = R _U =	5V ±5% 30pF : 9Ω	UNIT
			Min	Тур	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Al _n to B _n	Waveform 1, 2	2.0 2.0	4.0 3.5	6.5 6.5	1.5 1.5	7.0 6.5	2.0 2.0	7.0 6.5	ns
t _{PLH} t _{PHL}	Propagation delay LEAB to B _n	Waveform 1, 2	3.5 2.5	5.0 4.0	8.0 7.0	3.0 2.0	8.5 8.0	3.5 2.5	8.5 8.0	ns
t _{PLH} t _{PHL}	Output Enable/Disable time OEAB to B _n	Waveform 1	3.5 3.0	5.5 5.0	8.0 7.5	2.5 2.5	8.5 8.5	2.5 2.5	8.0 8.0	ns
t _{TLH} t _{THL}	Transition time, B port 10% to 90%, 90% to 10%	Test Circuit and Waveforms	1.0 1,0	1.2 2.0	1.6 2.5	1.0 1.0	2.5 3.5	1.0 1.0	2.5 3.5	ns
t _{DSKEW}	Skew between drivers in same package	Waveform 4		0.5	2.0		3.0		3.0	ns


AC SETUP REQUIREMENTS FPR 74F8963

						LIMI	TS		i	
SYMBOL	PARAMETER	TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			T _A = 0 +70 V _{CC} = 5 C _L = R _L =)°C V ±10% 50pF	T _A =0°C to +70°C V _{CC} = 5V ±5% C _L = 50pF R _L = 500Ω		UNIT
			Min	Тур	Max	Min	Max	Min	Max	1
t _s (H) t _s (L)	Set-up time Al _n to LEAB	Waveform 3	4.0 1.0			4.5 1.5		4.0 1.0		ns
t _ր (H) t _ր (L)	Hold time Al _n to LEAB	Waveform 3	2.5 0.0			3.0 0.0		2.5 0.0		ns
t _s (H) t _s (L)	Set-up time B _n to LEBA	Waveform 3	2.0 0.0			2.5 1.0		2.0 0.0		ns
tր(H) tր(L)	Hold time B _n to LEBA	Waveform 3	2.5 1.0			3.0 1.5		3.0 1.0		ns
t _w (L)	LEAB or LEBA Pulse width, Low	Waveform 3	4.5			5.5		5.5		ns

FAST 74F8962, 74F8963

AC WAVEFORMS





C₁ = Load capacitance includes jig and probe capaci-

pulse generators

tance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of

for value.

tance; see AC CHARACTERISTICS for value.

R₁₁ = Pull up resistor; see AC CHARACTERISTICS

Document No.	853-1157
ECN No.	97652
Date of issue	September 15, 1989
Status	Product Specification
FAST Products	

FEATURES

- Ideal for driving transmission lines or backplanes. 160mA I_{OL} ideal for applications with impedance as low as 30Ω
- Guaranteed threshold voltages on the incident wave while driving line as low as 30Ω.
- High impedance NPN base inputs for reduced loading (20µA in High and Low states)
- Ideal for applications which require high output drive and minimal bus loading
- Octal interface
- 'F30240 Inverting
- · 'F30244 Non-Inverting
- Open-Collector outputs sink 160mA
- Multiple side pins are used for V_{CC} and GND to reduce lead inductance (improves speed and noise immunity)
- Available in 24-pin standard slim DIP (300mil) plastic, SOL or CERDIP packages

DESCRIPTION

The 74F30240/F30244 are high current open collectors octal buffers composed of eight inverters. The 'F30240 has inverting data paths and the 'F30244 has non-inverting paths. Each device has eight inverters with two Output Enables(\overline{OE}_0 , \overline{OE}_1) each controlling four outputs. Both drivers are designed to deal with the low-impedance transmis-

FAST 74F30240,74F30244 30Ω Line Drivers

'F30240 Octal 30Ω Line Driver With Enable, Inverting (Open Collector) 'F30244 Octal 30Ω Line Driver With Enable, Non-Inverting (Open Collector)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)	
74F30240	9.5ns	62.5mA	
74F30244	10.5ns	69mA	

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
24-Pin Cerdip (300 mil)	N74F30240F, N74F30244F
24-Pin Plastic Slim DIP(300 mil) ¹	N74F30240N, N74F30244N
24-Pin Plastic SOL ²	N74F30240D, N74F30244D

Thermal mounting techniques are recommended.

2. Because of the high current sinking capability of these parts, the SOL package should only be used under the following conditions: a) 50% duty cycle AND b) 3/5 of remaining 50% driving ≤ 100 mA (leaving the remaining 2/5 of the to drive ≤ 160 mA) OR c) use ≥ 450 linear feet per minute forced air or other thermal mounting techniques.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₇	Data inputs	1.0/0.033	20μΑ/20μΑ
OE0- OE,	Output Enable inputs (active Low)	1.0/0.033	20μΑ/20μΑ
۵ ₀ -۵ ₇	Data outputs (OC) for 'F30240	OC/266.7	OC/160mA
Q ₀ - Q ₇	Data outputs (OC) for 'F30244	OC/266.7	OC/160mA

NOTE:

One (1.0) FAST Unit Load is defined as: $20\mu A$ in the High state and 0.6mA in the Low state. OC = Open Collector

sion line effects found on printed circuit boards when fast edge rates are used. The 160 mA I_{OI} provides ample power to

achieve TTL switching voltages on the incident wave.

Document No.	853-1200
ECN No.	99391
Date of issue	April 18, 1990
Status	Product Specification

FAST 74F30245,74F30640

Transceivers

74F30245 Octal 30Ω Transceiver Non-Inverting (Open Collector With Enable + 3-State) 74F30640 Octal 30Ω Transceiver Inverting (Open Collector With Enable + 3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F30245	5.5ns	90mA
74F30640	5.0ns	85mA

FEATURES

- · High impedance NPN base inputs for reduced loading
- · Ideal for applications which require high output drive and minimal bus loading
- · Octal bidirectional bus interface
- 'F30245 Non-Inverting
- · 'F30640 Inverting
- Choice of outputs: Open collectors (B₀-B₇) and 3-states(A₀-A₇)
- · Open-Collector outputs sink 160mA
- 160mA I_{OL} ideal for low-impedance applications and transmission line effects with impedance as low as 300
- · 3-state buffer outputs sink 24mA
- Multiple side pins are used for V_{CC} and GND to reduce lead inductance (improves speed and noise immunity)
- Available in 24-pin standard slim DIP (300mil) plastic or CERDIP packages
- · Flow through pinout structure facilitates PC board layout

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C		
4-Pin Cerdip (300 mil)	N74F30245F, N74F30640F		
24-Pin Plastic Slim DIP ¹	N74F30245N, N74F30640N		

NOTE:

1. Thermal mounting techniques are recommended.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₇	Data inputs	3.5/0.1167	70μΑ/70μΑ
B ₀ - B ₇	Data inputs	1.0/1.0	20μA/0.6mA
ŌĒ	Output enable input (active Low)	2.0/0.0667	40μΑ/40μΑ
T/R	Transmit/Receive input	2.0/0.0667	40μΑ/40μΑ
A ₀ - A ₇	Data outputs (3-state)	150/40	3.0mA/24mA
В ₀ - В ₇	Data outputs (OC)	OC/266.7	OC/160mA

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state. OC = Open Collector

DESCRIPTION


The 74F30245/F30640 are high current octal transceivers. The 'F30245 has noninverting data paths and the 'F30640 has inverting paths. The B outputs are open collector with 160mA I_{OL} while the A outputs are 3-state with 24mA I_{OL} .Both transceivers are designed to deal with the low-impedance transmission line effects

found on printed circuit boards when fast edge rates are used. The 160 mA $I_{\rm OL}$ provides ample power to achieve TTL switching voltages on the incident wave. if the power is removed from the device.


Philips Components FAST Products Product Specification

Transceivers

FAST 74F30245, 74F30640



LOGIC DIAGRAM 'F30245



Transceivers


FAST 74F30245, 74F30640

AC ELECTRICAL CHARACTERISTICS

					LIMITS					
SYMBOL PARAMETER		OL PARAMETER		TEST CONDITION	$T_{A} = +25^{\circ}C$ $V_{CC} = 5V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
		¥ .	Min	Тур	Max	Min	Max			
Propagation delay An to Bn		Waveform 1,2	7.5 3.0	10.0 4.5	13.0 7.5	7.0 2.5	13.5 8.0	ns		
Propagation delay B _n to A _n	'F30245	Waveform 1,2	2.0 2.0	3.5 3.5	6.5 6.0	1.5 1.5	7.0 6.5	ns		
Propagation delay An to Bn		Waveform 1,2	6.0 1.0	8.0 2.0	12.0 5.0	6.0 1.0	12.5 5.5	ns		
Propagation delay B _n to A _n	F30640	Waveform 1,2	1.0 1.0	2.5 2.0	5.5 5.0	1.0 1.0	6.0 5.5	ns		
Propagation delay OE or T/R to B _n	B _n outputs	Waveform 1,2	6.5 3.5	8.0 5.5	12.0 8.5	6.5 3.0	12.5 9.0	ns		
Output Enable time OE or T/R to An	A _n outputs	Waveform 3 Waveform 4	2.5 1.5	4.5 4.0	7.5 8.0	2.0 1.5	8.0 8.5	ns		
Output Disable time OE or T/R to A	A _n outputs	Waveform 3 Waveform 4	1.5 1.0	3.5 3.5	6.5 6.5	1.0 1.0	7.5 7.0	ns		
	Propagation delay A _n to B _n Propagation delay B _n to A _n Propagation delay A _n to B _n Propagation delay B _n to A _n Propagation delay OE or T/R to B _n Output Enable time OE or T/R to A _n Output Disable time	Propagation delay A _n to B _n Propagation delay B _n to A _n Propagation delay A _n to B _n Propagation delay B _n to A _n Propagation delay B _n to A _n Propagation delay OE or T/R to B _n Output Enable time OE or T/R to A _n Output Disable time	Propagation delay A _n to B _n Propagation delay B _n to A _n Propagation delay A _n to B _n Propagation delay B _n to A _n Propagation delay B _n to A _n Propagation delay B _n to A _n Propagation delay OE or T/R to B _n Output Enable time OE or T/R to A _n Output Disable time A output Waveform 1,2 Waveform 1,2 Waveform 1,2 Waveform 3 Waveform 3 Waveform 4	PARAMETER TEST CONDITION Min Propagation delay An to Bn Propagation delay Bn to An Propagation delay An to Bn Propagation delay Bn to An Propagation delay Bn outputs DE or T/R to Bn Output Enable time DE or T/R to An Output Disable time Output Disable time A cutoute Waveform 1,2 6.5 3.5 Waveform 1,2 6.5 3.5 Waveform 1,2 6.5 3.5 Waveform 1,2 6.5 3.5 Output Enable time OE or T/R to An Output Disable time A cutoute Waveform 3 1.5	PARAMETER TEST CONDITION $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 5000Ω$ Min Typ Propagation delay (F30245) Waveform 1,2 7.5 10.0 3.5 4.5 Propagation delay A_n to B_n (F30640) Waveform 1,2 2.0 8.0 Propagation delay A_n to A_n A_n outputs Waveform 1,2 6.5 8.0 DE or T/R to A_n A_n outputs Waveform 3 2.5 4.5 Waveform 7/R to A_n A_n outputs Waveform 3 2.5 4.5 Output Disable time A_n outputs Waveform 3 1.5 3.5	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		

See Figure A for Open Collector information.

AC WAVEFORMS



^{2.} T/R propagation delays are guaranteed without testing.

Document No.	853-1388
ECN No.	98499
Date of issue	January 8, 1990
Status	Product
FAST Products	1

FEATURES

- Metastable Immune Characteristics
- Propagation delay skew and output to output skew guaranteed less than 1.5ns
- High source current (I_{OH} = 15mA) ideal for clock driver applications
- Pinout compatible with 74F109
- See 74F5074 for Synchronizing Dual D-Type Flip-Flop
- See 74F50728 for Synchronizing Cascaded D-Type Filp-Flop
- See 74F50729 for Synchronizing Dual D-Type Flip-Flop with Edge-Triggered Set and Reset


DESCRIPTION

The 74F50109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, Clock, Set and Reset inputs; also true and complementary outputs.

Set (\overline{S}_{Dn}) and Reset (\overline{R}_{Dn}) are asynchronous active-Low inputs and operate independently of the Clock (CP_n) inputs.

The J and \overline{K} are edge-triggered inputs which control the state changes of the flip-flops as described in the Function Table.

PIN CONFIGURATION



FAST 74F50109

Flip-Flop/Clock Driver

Synchronizing Dual J-K Positive Edge-Triggered Flip-Flop With Metastable Immune Characteristics

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F50109	150 MHz	22mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F50109N
16-Pin Plastic SO	N74F50109D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
J ₀ , J ₁	J inputs	1.0/0.417	20μΑ/250μΑ
$\overline{K}_0, \overline{K}_1$	K inputs	1.0/0.417	20μΑ/250μΑ
CP ₀ , CP ₁	Clock inputs (active rising edge)	1.0/0.033	20μΑ/20μΑ
S _{DO} , S _{DI}	Set inputs (active Low)	1.0/0.033	20μΑ/20μΑ
R _{DO} , R _{DI}	Reset inputs (active Low)	1.0/0.033	20μΑ/20μΑ
$Q_0, Q_1, \overline{Q}_0, \overline{Q}_1$	Data outputs	750/33	15mA/20mA

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


The J and \overline{K} inputs must be stable just one setup time prior to the Low-to-High transition of the clock for guaranteed propagation delays. The $J\overline{K}$ design allows operation as a D flip-flop by tying J and \overline{K} inputs together. The 74F50109 is designed so that the outputs

can never display a metastable state due to setup and hold time violations. If setup and hold times are violated the propagation delays may be extended beyond the specifications but the outputs will not glitch or display a metastable state. Typical metastability

LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)




74F50109

parameters for the 74F50109 are: t \cong 135ps and $T_o \cong 9.8 \times 10^6 sec$ where τ represents a function of the rate at which a latch in a metastable state resolves that condition and T_o represents a function of the measurement of the propensity of a latch to enter a metastable state

Metastable Immune Characteristics

Signetics uses the term 'metastable immune' to describe characteristics of some of the products in its FAST family. Specifically the 74F50XXX family presently consists of 4 products which display metastable immune characteristics. This term means that the outputs will not glitch or display an output anomaly




under any circumstances including setup and hold time violations. This claim is easily verified on the 74F5074. By running two independent signal generators (see Fig. 1) at nearly the same frequency (in this case 10 MHz clock and 10.02 MHz data) the device-under-test can often be driven into a metastable state. If the Q output is then

used to trigger a digital scope set to infinite persistence the Q output will build a waveform. An experiment was run by continuously operating the devices in the region where metastability will occur.

When the device-under-test is a 74F74 (which was not designed with metastable immune characteristics) the waveform will appear as in Fig. 2.

Fig. 2 shows clearly that the \overline{Q} output can vary in time with respect to the Q trigger point. This also implies that the Q or \overline{Q} output wave-shapes may be distorted. This can be verified on an analog scope with a charge plate CRT. Perhaps of even greater interest are the dots running along the 3.5 volt line in the upper right

COMPARISON OF METASTABLE IMMUNE AND NON-IMMUNE CHARACTERISTICS






Fig. 3—74F5074 $\overline{\mathbf{Q}}$ output triggered by \mathbf{Q} output, setup and hold times violated

74F50109

hand quadrant. These show that the $\overline{\mathbf{Q}}$ output did not change state even though the \mathbf{Q} output glitched to at least 1.5 volts, the trigger point of the scope.

When the device-under-test is a metastable immune part, such as the 74F5074, the wave-form will appear as in Fig. 3. The 74F5074 \overline{Q} output will not vary with respect to the Q trigger point even when the part is driven into a metastable state. Any tendency towards internal metastability is resolved by Signetics patented circuitry. If a metastable event occurs within the flop the only outward manifestation of the event will be an increased Clock-to- \overline{Q} propagation delay. This propagation delay is, of course, a function of the metastability char-

acteristics of the part defined by τ and T_o .

The metastability characteristics of the 74F5074 and related part types represent state-of-the art in TTL technology.


After determining the T_o and τ of the flop, calculating the mean time between failures (MTBF) is simple. Suppose a designer wants to use the 74F50109 for synchronizing asynchronous data that is arriving at 10MHz (as measured by a frequency counter), has a clock frequency of 50MHz, and has decided that he would like to sample the output of the 74F50109 nanoseconds after the clock edge.

He simply plugs his number into the equation below:

MTBF =
$$e^{(t'/\tau)}/T_0f_Cf_1$$

In this formula, $f_{\rm C}$ is the frequency of the clock, $f_{\rm I}$ is the average input event frequency, and t' is the time after the clock pulse that the output is sampled (t'-h, h being the normal propagation delay). In this situation the $f_{\rm I}$ will be twice the data frequency or 20MHz because input events consist of both low and high data transitions. Multiplying $f_{\rm I}$ by $f_{\rm C}$ gives an answer of $10^{15}\,{\rm Hz}^2$. From Fig. 4 It is clear that the MTBF is greater than $10^{10}\,{\rm seconds}$. Using the above formula the actual MTBF is $1.51\,{\rm x}\,10^{10}\,{\rm seconds}$ or about 480 years.

MEAN TIME BETWEEN FAILURES (MTBF) versus t'



Typical values for τ and $\rm T_{o}$ at various $\rm V_{cc}s$ and Temperatures


	0°C		0°C 25°C		70°C	
	τ	T _o	τ	T _o	τ	Т,
5.5 V	125 ps	1.0 x 10 ⁹ sec	138 ps	5.4 x 10 ⁶ sec	160 ps	1.7 x 10 ⁵ sec
5.0 V	115 ps	1.3 x 10 ¹⁰ sec	135 ps	9.8 x 10 ⁶ sec	167 ps	3.9 x 10 ⁴ sec
4.5 V	115 ps	3.4 x 10 ¹³ sec	132 ps	5.1 x 10 ⁸ sec	175 ps	7.3 x 10 ⁴ sec

Philips Components **FAST Products Product Specification**

Flip-Flop/Clock Driver

74F50109

LOGIC DIAGRAM



FUNCTION TABLE

	INF	PUTS			OU.	TPUTS	
SDn	R _{Dn}	CPn	Jn	K _n	Q _n	ā _n	OPERATING MODE
L	Н	X	Х	X	н	L	Asynchronous Set
Н	L	X	Х	X	L	Н	Asynchronous Reset
L	L	X	Х	X	н	Н	Undetermined (Note)
Н	Н	1	h	1	q	q	Toggle
Н	Н	1	1	1	L	Н	Load "0" (Reset)
Н	Н	1	h	h	н	L	Load "1" (Set)
Н	Н	1	1	h	q	q	Hold "no change"

H = High voltage level

Note = Both outputs will be High if both \overline{S}_{Dn} and \overline{R}_{Dn} go Low simultaneously.

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the devicUnles otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{out}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
I _{OUT}	Current applied to output in Low output state	40	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

January 8, 1990

h = High voltage level one setup time prior to Low-to-High clock transition

L = Low voltage level

 $[\]label{eq:lower_loss} I = \text{Low voltage level one setup time prior to Low-to-High clock transition} \\ \mathbf{q} = \text{Lower case indicate the state of the referenced output prior to the Low-to-High clock transition}$

X = Don't care

^{1 =} Low-to-High clock transition

Product Specification FAST Products Philips Components

Flip-Flop/Clock Driver

74F50109

RECOMMENDED OPERATING CONDITIONS

SYMBOL						
	PARAMETER		Min	Nom	Max	UNIT
v _{cc}	Supply voltage	4.5	5.0	5.5	٧	
V _{IH}	High-level input voltage		2.0			٧
V _{IL}	Low-level input voltage				0.8	V
l _{iK}	Input clamp current				-18	mA
	Uink lavel autout aumont	V _{CC} ±10%			-12	mA
'он	High-level output current	V _{CC} ±5%			-15	mA
l _{OL}	Low-level output current				20	mA
T	Operating free-air temperature range		0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

0741001				1		LIMITS	3	
SYMBOL	PARAMETER	TE	ST CONDITIONS		Min	Typ ²	Max	UNIT
		Voc =MIN.	1 12-1	±10%V _{CC}	2.5			v
V _{ОН}	High-level output voltage	V _{CC} =MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OH} =-12mA	±5%V _{CC}	2.7	3.4		V
		AIH = IAIIIA	I _{OH} =-15mA	±5%V _{CC}	2.0			V
V	l and land and and and and	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	1 144	±10%V _{CC}		0.30	0.50	٧
V _{OL}	Low-level output voltage	V _{IL} = MAX, V _{IH} = MIN	I _{OL} =MAX	±5%V _{CC}		0.30	0.50	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I, =	l _{IK}			-0.73	-1.2	v
1,	Input current at maximum input voltage	V _{CC} =MAX, V _I =	= 7.0V				0.1	mA
l _{IH}	High-level input current	V _{CC} =MAX, V _I =	= 2.7V				20	μА
	J _n , K _n						-250	μА
l _{IL}	Low-level input current $CP_n, \overline{S}_{Dn}, \overline{R}_{Dn}$	V _{CC} =MAX, V _I =	= 0.5V				-20	μА
los	Short circuit output current ³	V _{CC} =MAX			-60		-150	mA
Icc	Supply current ⁴ (total)	V _{CC} =MAX				22	32	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

Proceedings shown as win or MAX, use the appropriate value specified under recommended operating conditions for me applicable type.
 All typical values are at V_{CC} = 5V, T_A = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid freadings in other parameter tests. I and and thereby cause invalid freadings in other parameter tests. I and and thereby cause invalid freadings in other parameter tests. I and the cook input grounded and all outputs open, then with Q and Q outputs High in turn.

74F50109

AC ELECTRICAL CHARACTERISTICS

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	$T_{A} = +25^{\circ}C$ $V_{CC} = 5V$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		0 ₀₀₌₁	to +70°C 5V ±10% 50pF 500Ω	UNIT	
			Min	Тур	Max	Min	Max	
fMAX	Maximum clock frequency	Waveform 1	130	150		85		MHz
t _{PLH}	Propagation delay CP _n to Q _n or Q _n	Waveform 1	2.0 2.0	3.8 3.8	6.0 6.0	2.0 2.0	6.5 6.5	ns
t _{PLH} t _{PHL}	Propagation delay \overline{S}_{Dn} , \overline{R}_{Dn} to \overline{Q}_{n} or \overline{Q}_{n}	Waveform 2	3.5 3.5	5.5 5.5	8.0 8.0	3.0 3.0	8.5 8.5	ns
t _{PS}	Propagation delay Skew ^{1,3}	Waveform 4			1.0		1.0	ns
tos	Output to output Skew ^{2,3}	Waveform 4			1.5		1.5	ns

AC SETUP REQUIREMENTS

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION $\hat{V}_{CC}^{=}$		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	1
t _s (H) t _s (L)	Setup time, High or Low J _n , K _n to CP _n	Waveform 1	1.5 1.5			2.0 2.0		ns
t _h (H) t _h (L)	Hold time, High or Low J_n, \overline{K}_n to CP_n	Waveform 1	1.0 1.0			1.5 1.5		ns
t _w (H) t _w (L)	CP _n Pulse width, High or Low	Waveform 1	3.0 4.0			3.5 5.0		ns
t _w (L)	S _{Dn} or R _{Dn} Pulse width, Low	Waveform 2	3.5			4.0		ns
t _{REC}	Recovery time S _{Dn} or R _{Dn} to CP _n	Waveform 3	3.0			3.5		ns

NOTe:


1. | t_{pH} actual - t_{pHL} actual | for any output.

2. | t_{pN} actual - t_{pM} actual | for any output compared to any other output where N and M are either LH or HL.


3. Skew times are valid only under same test conditions (temperature, V_{CC}. loading, etc.,).

74F50109

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



Document No.	853-1389
ECN No.	99144
Date of issue	March 19, 1990
Status	Product Specification
FAST Products	

FEATURES

- Metastable immune Characteristics
- Propagation delay skew and output to output skew less than 1.5ns
- See 74F5074 for Synchronizing Dual D-Type Flip-Flop
- See 74F50109 for Synchronizing Dual J-K Positive Edge-Triggered Flip-Flop
- See 74F50729 for Synchronizing Dual D-Type Flip-Flop with Edge-Triggered Set and Reset

DESCRIPTION

The 74F50728 is a cascaded dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs; also true and complementary outputs.

Set (\overline{S}_{D_n}) and Reset (\overline{R}_{D_n}) are asynchronous active-Low inputs and operate independently of the Clock (CP_n) input. They set and reset both flip-flops of a cascaded pair simultaneously. Data must be stable just one setup time prior to the Low-to-High transition of the clock for guaranteed propagation delays.

Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the D input may be changed without affecting the levels of the output. Data entering the 'F50728 requires two clock cycles to arrive at the outputs. The 'F50728 is designed so that the outputs can never display a metastable state due to setup and hold time violations. If setup and hold times are violated the propagation delays may be extended beyond the specifications but the outputs will not glitch or display a metastable state. Typical metastability parameters for the 74F50728 are: τ ≈ 135ps and T₀ ≈ 9.8x10⁶sec where τ represents a function of the rate at which a latch in a metastable state resolves that condition and To represents a function of the measurement of the propensity of a latch to enter a metastable state

74F50728 Flip-Flop

Synchronizing Cascaded Dual D-Type Flip-Flop With Metastable Immune Characteristics

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F50728	145 MHz	23mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	N74F50728N
14-Pin Plastic SO	N74F50728D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ , D ₁	Data inputs	1.0/0.417	20μΑ/250μΑ
CP ₀ , CP ₁	Clock inputs (active rising edge)	1.0/0.033	20μΑ/20μΑ
Ŝ _{DO} , Ŝ _{DI}	Set inputs (active Low)	1.0/0.033	20μΑ/20μΑ
\overline{R}_{DO} , \overline{R}_{DI}	Reset inputs (active Low)	1.0/0.033	20μΑ/20μΑ
۵ ₀ , ۵,, ۵ ₀ , ۵,	Data outputs	50/33	1mA/20mA

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

Synchronizing Solutions

Synchronizing incoming signals to a system clock has proven to be costly, either in terms of time delays or hardware. The reason for this is that in order to synchronize the signals a flipflop must be used to 'capture' the incoming signal. While this is perhaps the only way to synchronize a signal, to this point, there have been problems with this method. Whenever the flop's setup or hold times are violated the flop can enter a metastable state causing the outputs in turn to glitch, oscillate, enter an intermediate state or change state in some abnormal fashion. Any of these conditions could be responsible for causing a system crash. To minimize this risk, flip-flops are often cascaded so that the input signal is captured on the first clock pulse and released on the second clock pulse (see Fig. 1). This gives the first flop about one clock period minus the flop delay and minus the second flop's clock-to-Q setup time to resolve any metastable condition. This method greatly reduces the probability of the outputs of the synchronizing device displaying an abnormal state but the tradeoff is that one clock cycle is lost to synchronize the incoming data and two separate flip-flops are required to produce the cascaded flop circuit. In order to assist the designer of synchronizing circuits, Signetics is offering the 74F50728. The 74F50728 consists of two pair of cascaded D-type flip-flops with metastable-immune features and is pin compatible with the 74F74. Because the flops are cascaded on a single part the metastability characteristics are greatly improved over using two separate flops that are cascaded. The pin compatibility with the 74F74 allows for plug-in retrofitting of previously designed systems.


Because the probability of failure of the 74F50728 is so remote, the metastability characteristics of the part were empirically determined based on the characteristics of its sister part, the 74F5074. The table below shows the 74F5074 metastability characteristics.

Having determined the T $_{o}$ and τ of the flop, calculating the mean time between failures (MTBF) for the 74F50728 is simple. It is, however, somewhat different than calculating MTBF for a typical part because data requires two clock pulses to transit from the input to the output. Also, in this case a failure is considered any delay of the output beyond the nor-

Flip-Flop

74F50728


PIN CONFIGURATION



mal propagation delay. Suppose a designer wants to use the flop for synchronizing asynchronous data arriving at 10 MHz (as measured by a frequency counter) and is using a clock frequency of 50 MHz. He simply plugs his numbers into the equation below.


MTBF =
$$e^{(t'/\tau)}/T_o f_C f_I$$

LOGIC SYMBOL



In this formula $f_{\rm C}$ is the frequency of the clock, $f_{\rm I}$ is the average input event frequency, and t' is the period of the clock input (20 nanoseconds). In this situation the $f_{\rm I}$ will be twice the data frequency or 20 MHz because input

LOGIC SYMBOL(IEEE/IEC)




events consist of both low and high data transitions. From Fig. 2 it is clear that the MTBF is greater than 10⁴¹ seconds. Using the above formula the actual MTBF is 2.23x10⁴² seconds or about 7x10³⁴ years.

Typical values for τ and T_{o} at various $V_{cc}s$ and Temperatures

Data	D	Q		D	Q	Q output
Clock	CP	٥		CP	٥	O output
			Fig. 1			


	0°C		25°C		0°C 25°C			70°C
	τ	т,	τ	т,	τ	т,		
5.5 V	125 ps	1.0 x 10 ⁹ sec	138ps	5.4 x 10 ⁶ sec	160 ps	1.7 x 10 ⁵ sec		
5.0 V	115ps	1.3 x 10 ¹⁰ sec	135 ps	9.8 x 10 ⁶ sec	167ps	3.9 x 10 ⁴ sec		
4.5 V	115 ps	3.4 x 10 ¹³ sec	132ps	5.1 x 10 ⁸ sec	175 ps	7.3 x 10 ⁴ sec		

Mean Time Between Failures versus Data Frequency at various Clock Frequency



74F50728

LOGIC DIAGRAM



FUNCTION TABLE(Note**)

	INF	PUTS		INTERNAL REGISTER	OUTPUTS		OPERATING MODE
S _{Dn}	R _{Dn}	CP _n	D _n	Q	Q _n	ō,	OPERATING MODE
L	Н	X	Х	Н	Н	L	Asynchronous Set
н	L	X	x	L	L	н	Asynchronous Reset
L	L	X	x	x	н	Н	Undetermined*
н	н	1	h	h	н	L	Load "1"
н	н	1	1	1	L	н	Load "0"
н	н	L	X	NC	NC	NC	Hold

H = High voltage level

- h = High voltage level one setup time prior to Low-to-High clock transition
- L = Low voltage level
- I = Low voltage level one setup time prior to Low-to-High clock transition
- NC =No change from the previous setup
- X = Don't care
 * = This setup is unstable and will change when either Set or Reset return to the High level.
- \uparrow = Low-to-High clock transition ** = Data entering the flop requires two clock cycles to arrive at the output (See Logic Diagram).

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	٧
l _{out}	Current applied to output in Low output state	40	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

March 19, 1990 269

FAST Products Philips Components **Product Specification**

Flip-Flop 74F50728

RECOMMENDED OPERATING CONDITIONS

			LIMITS				
SYMBOL	PARAMETER	Min	Nom	Max	UNIT		
v _{cc}	Supply voltage	4.5	5.0	5.5	٧		
V _{IH}	High-level input voltage	2.0			٧		
V _{IL}	Low-level input voltage			0.8	٧		
l _{IK}	Input clamp current			-18	mA		
ОН	High-level output current			-1	mA		
l _{OL}	Low-level output current			20	mA		
TA	Operating free-air temperature range	0		70	°C		

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		_			LIMITS			
SYMBOL	PARAMETER	TES	ST CONDITIONS		Min		Max	UNIT
V _{ОН}	High-level output voltage	V _{CC} =MIN,	1 144	±10%V _{CC}	2.5			V
ОН		V _{CC} =MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = MAX	±5%V _{CC}	Min Typ ² 2.5 2.7 3.4 0.30 0.30		٧	
V _{OL}	Low-level output voltage		1 111	±10%V _{CC}		0.30	0.50	٧
OL	Low love output voltage	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OL} =MAX	±5%V _{CC}		0.30	0.50	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I =	· lik	*****	1	-0.73	-1.2	V
4	Input current at maximum input voltage	V _{CC} = MAX, V _I	= 7.0V				100	μА
l _{IH}	High-level input current	V _{CC} = MAX, V _I	= 2.7V				20	μА
I _{IL}	D _n	V 144V V	0.51/				-250	μА
IL.	Low-level input current CP _n , \overline{S}_{Dn} , \overline{R}_{Dn}	V _{CC} = MAX, V _I	= 0.57				-20	μА
los	Short-circuit output current 3	V _{CC} = MAX			-60		-150	mA
l _{cc}	Supply current ⁴ (total)	V _{CC} = MAX				23	34	mA

March 19, 1990 270

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

Por Continuous shown as which mad, use the appropriate value specified in the continuous shown as which mad, use the appropriate values specified in the continuous shown as made or sample and hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I os tests should be performed last.

^{4.} Measure I_{CC} with the clock input grounded and all outputs open, then with Q and \overline{Q} outputs High in turn.

Flip-Flop

74F50728

AC ELECTRICAL CHARACTERISTICS

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$		T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT	
			Min	Тур	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	100	145		85		MHz
t _{PLH}	Propagation delay CP _n to Q _n or Q _n	Waveform 1	2.0 2.0	3.8 3.8	6.0 6.0	1.5 2.0	6.5 6.5	ns
^t PLH ^t PHL	Propagation delay $\overline{S}_{Dn}, \overline{R}_{Dn} \text{ to } Q_n \text{ or } \overline{Q}_n$	Waveform 2	3.5 3.5	5.0 5.0	8.0 8.0	3.0 3.0	9.0 8.5	ns
t _{PS}	Propagation delay Skew ^{1,3}	Waveform 4			1.0		1.0	ns
tos	Output to output Skew ^{2,3}	Waveform 4			1.5		1.5	ns

NOTE:

AC SETUP REQUIREMENTS


					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	1
t _s (H) t _s (L)	Setup time, High or Low D _n to CP _n	Waveform 1	1.5 1.5			2.0 2.0		ns
t _h (H) t _h (L)	Hold time, High or Low D _n to CP _n	Waveform 1	1.0 1.0		·	1.5 1.5		ns
t _w (H) t _w (L)	CP Pulse width, High or Low	Waveform 1	3.0 4.0			3.5 5.0		ns
t _w (L)	S _{Dn} or R _{Dn} Pulse width, Low	Waveform 2	4.0			4.0		ns
t _{REC}	Recovery time S _{Dn} or R _{Dn} to CP _n	Waveform 3	3.5			3.5		ns

^{1. |} t_{PLH} actual - t_{PHL} actual | for any one output.
2. | t_{PN} actual - t_{PM} actual | for any output compared to any other output where N and M are either LH or HL.
3. Skew times are valid only under same test conditions (temperature, V_{CC}, loading, etc.,).


Flip-Flop

74F50728

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



Document No.	853-1390
ECN No.	98904
Date of issue	February 23, 1990
Status	Product

FEATURES

- Metastable Immune Characteristics
- Propagation delay skew and output to output skew guaranteed less than 1,5ns
- High source current (I_{OH}= 15mA) ideal for clock driver applications
- See 74F5074 for Synchronizing Dual D-Type Flip-Flop
- See 74F50109 for Synchronizing Dual J-K Positive Edge-Triggered Filip-Flop
- See 74F50728 for Synchronizing Cascaded Dual D-Type Flip-Flop


DESCRIPTION

The 74F50729 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs; also true and complementary outputs.

Set (S_{Dn}) and Reset (R_{Dn}) are asynchronous positive-edge triggered inputs and operate independently of the Clock (CP_n) input. Data must be stable just one setup time prior to the Low-to-High transition of the clock for guaranteed propagation delays.

Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the D_n input may be

PIN CONFIGURATION



FAST 74F50729 Flip-Flop/Clock Driver

Synchronizing Dual D-Type Flip-Flop With-EdgeTriggered Set And Reset And Metastable Immune Characteristics

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F50729	120 MHz	19mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
14-Pin Plastic DIP	N74F50729N
14-Pin Plastic SO	N74F50729D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ , D ₁	Data inputs	1.0/0.417	20μΑ/250μΑ
CP ₀ , CP ₁	Clock inputs (active rising edge)	1.0/0.033	20μΑ/20μΑ
S _{D0} , S _{DI}	Set inputs (active rising edge)	1.0/0.033	20μΑ/20μΑ
R _{Do} , R _{DI}	Reset inputs (active rising edge)	1.0/0.033	20μΑ/20μΑ
a ₀ , a ₁ , ā ₀ , ā ₁	Data outputs	750/33	15mA/20mA

NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

changed without affecting the levels of the output.


The 74F50729 is designed so that the outputs can never display a metastable state due to setup and hold time violations. If setup and hold times are violated the propagation delays may be extended beyond the specifications but the outputs will not glitch or display a metastable state. Typical metastability para-

meters for the 74F50729 are: $\tau\cong 135 ps$ and $T_o\cong 9.8 \times 10^8 sec$ where τ represents a function of the rate at which a latch in a metastable state resolves that condition and T_o represents a function of the measurement of the propensity of a latch to enter a metastable state .

LOGIC SYMBOL




LOGIC SYMBOL(IEEE/IEC)



74F50729

Metastable Immune Characteristics

Signetics uses the term 'metastable immune' to describe characteristics of some of the products in its FAST family. Specifically the 74F50XXX family presently consists of 4 products which display metastable immune characteristics. This term means that the outputs will not glitch or display an output anomaly under any circumstances including setup and hold time violations. This claim is easily veri-



fied on the 74F5074. By running two independent signal generators (see Fig. 1) at nearly the same frequency (in this case 10 MHz dock and 10.02 MHz data) the device-under-test can often be driven into a metastable state. If the Q output is then used to trigger a digital scope set to infinite persistence the Q output will build a waveform. An experiment was run by continuously operating the devices in the region where metastability will occur.

When the device-under-test is a 74F74 (which was not designed with metastable immune characteristics) the waveform will appear as in Fig. 2.

Fig. 2 shows clearly that the \overline{Q} output can vary in time with respect to the Q trigger point. This also implies that the Q or \overline{Q} output wave-

shapes may be distorted. This can be verified on an analog scope with a charge plate CRT. Perhaps of even greater interest are the dots running along the 3.5 volt line in the upper right hand quadrant. These show that the $\overline{\Omega}$ output did not change state even though the O output glitched to at least 1.5 volts, the trigger point of the scope.

When the device-under-test is a metastable immune part, such as the 74F5074, the wave-form will appear as in Fig. 3. The 74F5074 output will not vary with respect to the Q trigger point even when the part is driven into a metastable state. Any tendency towards internal metastability is resolved by Signetics patented circuitry. If a metastable event occurs within the flop the only outward manifestation of the event will be an increased Clock-to-Q/Q propagation delay. This propagation delay is,

COMPARISON OF METASTABLE IMMUNE AND NON-IMMUNE CHARACTERISTICS




Fig. 2—74F74 Q output triggered by Q output, setup and hold times violated




Fig. 3—74F5074 $\overline{\mathbf{Q}}$ output triggered by Q output, setup and hold times violated

of course, a function of the metastability characteristics of the part defined by τ and T_o .

The metastability characteristics of the 74F5074 and related part types represent state-of-the art in TTL technology.

After determining the T_o and τ of the flop, calculating the mean time between failures (MTBF) is simple. Suppose a designer wants to use the F50729 for synchronizing asynchronous data that is arriving at 10MHz (as meas-


ured by a frequency counter), has a clock frequency of 50MHz, and has decided that he would like to sample the output of the F50729 10 nanoseconds after the clock edge. He simply plugs his numbers into the equation

$$MTBF = e^{(t'/\tau)} / T_o f_C f_I$$

In this formula, $f_{\tilde{C}}$ is the frequency of the clock, f_{i} is the average input event frequency, and t'

is the time after the clock pulse that the output is sampled (t'>h, h being the normal propagation delay). In this situation the f₁ will be twice the data frequency or 20MHz because input events consist of both low and high data transitions. Multiplying f₁ by f₂ gives an answer of 10¹⁵ Hz². From Fig. 4 it is clear that the MTBF is greater than 10¹⁰ seconds. Using the above formula the actual MTBF is 1.51 x 10¹⁰ seconds or about 480 years.

MEAN TIME BETWEEN FAILURES (MTBF) versus t'




below:

Typical values for τ and T_o at various $V_{cc}s$ and Temperatures

	0°C		25°C		70°C	
	τ	T.	τ	, T ₀	τ	T _o
5.5 V	125 ps	1.0 x 10 ⁹ sec	138ps	5.4 x 10 ⁶ sec	160 ps	1.7 x 10 ⁵ sec
5.0 V	115ps	1.3 x 10 ¹⁰ sec	135 ps	9.8 x 10 ⁶ sec	167ps	3.9 x 10 ⁴ sec
4.5 V	115 ps	3.4 x 10 ¹³ sec	132ps	5.1 x 10 ⁸ sec	175 ps	7.3 x 10 ⁴ sec

74F50729

LOGIC DIAGRAM



FUNCTION TABLE

	INPUTS			OU.	TPUTS	
SD	R _D	СР	D	Q	ō	OPERATING MODE
1	1	х	X	н	L	Asynchronous Set
‡	1	x	×	L	н	Asynchronous Reset
#	1	1	h	н	L	Load "1"
1	‡	1	1	L	н	Load "0"
‡	1	1	×	NC	NC	Hold

H = High voltage level

h = High voltage level one setup time prior to Low-to-High clock transition

L = Low voltage level

I = Low voltage level one setup time prior to Low-to-High clock transition

X = Don't care

T = Low-to-High transition

NC =No change from the previous setup

T = Not Low-to-High transition

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT	
v _{cc}	Supply voltage	-0.5 to +7.0	V	
V _{IN}	Input voltage	-0.5 to +7.0	V	
I _{IN}	Input current	-30 to +5	mA	
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V	
l _{out}	Current applied to output in Low output state	40	mA	
T _A	Operating free-air temperature range	0 to +70	°C	
T _{STG}	Storage temperature	-65 to +150	°C	

74F50729

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		Min	Nom	Max	UNIT
V _{CC}	Supply voltage		4.5	5.0	5.5	٧
V _{IH}	High-level input voltage		2.0			٧
V _{IL}	Low-level input voltage				0.8	٧
I _{IK}	Input clamp current				-18	mA
		V _{CC} ±10%			-12	mA
'он	High-level output current	V _{CC} ±5%		-	-15	mA
loL	Low-level output current				20	mA
T	Operating free-air temperature range		0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	Т	TEST CONDITIONS ¹				Max	UNIT
		Voc =MIN.	1 - 12mA	±10%V _{CC}	2.5			V
v_{OH}	High-level output voltage	V _{CC} =MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = -12mA	±5%V _{CC}	2.7	3.4		٧
			I _{OH} = -15mA	±5%V _{CC}	2.0			V
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I MAY	±10%V _{CC}		0.30	0.50	٧
OL	Low lots, comparisonage	VIL = MIN	I _{OL} =MAX	±5%V _{CC}		0.30	0.50	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I	= l _{IK}			-0.73	-1.2	٧
4	Input current at maximum input voltage	V _{CC} = MAX, V	' _I = 7.0V				100	μА
l _{IH}	High-level input current	V _{CC} = MAX, V	' _I = 2.7V				20	μΑ
L.	Low-level input current	V 144 V 1	(0.5)				-250	μА
ⁱ lL	Low-level input current CP _n ,S _{Dn} , R _{Di}	V _{CC} = MAX, V	/ _I = 0.5 V				-20	μΑ
los	Short-circuit output current 3	V _{CC} = MAX			-60		-150	mA
^I cc	Supply current ⁴ (total)	V _{CC} = MAX				19	27	mA

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

^{4.} Measure I_{CC} with the clock input grounded and all outputs open, then with Q and Q outputs High in turn.

74F50729

AC ELECTRICAL CHARACTERISTICS

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION		T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		V _{CC} =	to +70°C 5V ±10% 50pF 500Ω	UNIT
		·	Min	Тур	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	105	120		85		MHz
t _{PLH}	Propagation delay CP _n to Q _n or Q _n	Waveform 1	2.0 2.0	3.9 3.9	6.0 6.0	1.5 2.0	6.5 6.5	ns
t _{PLH}	Propagation delay S _{Dn} , R _{Dn} to Q _n or Q̄ _n	Waveform 2	2.0 3.0	4.0 5.0	6.5 7.5	1.5 2.0	7.5 8.0	ns
t _{PS}	Propagation delay Skew ^{1,3}	Waveform 4			1.0		1.0	ns
tos	Output to output Skew ^{2,3}	Waveform 4			1.5		1.5	ns

NOTE:

NOTE:

1. | t_{PLH} actual - t_{PHL} actual | for any output.

2. | t_{PN} actual - t_{PM} actual | for any output compared to any other output where N and M are either LH or HL.

3. Skew times are valid only under same test conditions (temperature, V_{CC}, loading, etc.,).


AC SETUP REQUIREMENTS

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			V _{CC} =	to +70°C 5V ±10% 50pF 500Ω	UNIT
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low D _n to CP _n	Waveform 1	1.5 1.5			2.0 2.0		ns
t _ր (H) t _ր (L)	Hold time, High or Low	Waveform 1	1.0 1.0			1.5 1.5		ns
t (H) t (L)	CP Pulse width, High or Low	Waveform 1	3.0 4.0			3.5 6.0		ns
t _w (H)	S _{Dn} or R _{Dn} Pulse width, High	Waveform 2	3.5			4.0		ns
t _{REC}	Recovery time S _{Dn} or R _{Dn} to CP _n	Waveform 3	6.0			6.5	:	ns
t _{REC}	Recovery time S_{Dn} to R_{Dn} or R_{Dn} to S_{Dn}	Waveform 3	1.0			1.0		ns


278

February 23, 1990

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS



,

FAST application notes

AN219 A Metastability Primer

Application Note

Standard Products


INTRODUCTION

When using a latch or flip-flop in normal circumstances (i.e. when the device's setup and hold times are not being violated) the outputs will respond to a latch enable or clock pulse within some specified time. These are the propagation delays found in the data sheets. If, however, the setup and hold times are violated so that the data input is not a clear one or zero, there is a finite chance that the flip-flop will not immediately latch a high or low but get caught half way in between. This is the metastable state and it is manifested in a bi-stable device by the outputs glitching, going into an undefined state somewhere between a high and low, oscillating, or by the output transition being delayed for an indeterminable time.

Once the flip-flop has entered the metastable state, the probability that it will still be metastable some time later has been shown to be an exponentially decreasing function. Because of this property, a designer can simply wait for some added time after the specified propagation delay before sampling the flip-flop output so that he can be assured that the likelihood of metastable failure is remote enough to be tolerable. On the other hand one consequence of this is that there is some probability (albeit vanishingly small) that the device will remain in a metastable state forever. The designer needs to know the characteristics of metastability so that he can determine how long he must wait to achieve his design goals.

THE CHARACTERISTICS OF METASTABILITY

In order to define the metastability characteristics of a device three things must be known: first, what is the likelihood that the device will enter a metastable state? This propensity is defined by the parameter 'T₀'. Second, once the device is in a metastable state how long would it be expected to remain in that state? This parameter is tau (τ) and is simply the ex-



ponential time constant of the decay rate of the metastability. It is sometimes called the metastability time constant. The final parameter is the measured propagation delay of the device. Commonly, the typical propagation delays found in the data book are used for this and it is designated 'h' in the equations (although most designers are familiar with this value as Tpd). Now let's see how tau and To are determined by measurements.

A TEST METHOD

Suppose we wanted to measure the metastability characteristics of a fictitious edge-triggered D-type flip-flop and we

had a test system that would count each time the flip-flop is found in a metastable state at some time after a clocking edge. The first thing we would like to know about the flip-flop would be the h or typical propagation delay. We could measure the delay or look it up in the data book (of course, measuring the actual delay would allow more precise results). This fictitious flip-flop has an h of 7 ns. In this test we decide to use a clock frequency of 10 MHz. This frequency is primarily a function of the test systems ability to assimilate the information. The data will run at 5 MHz asynchronously to the clock and with a varying period. This frequency was chosen because at two transitions per cycle the data signal produces 10 million points each second where it is possible for the flip-flop to go into a metastable state, an average of one point for each clock pulse. An important point about the characteristic of the data signal in relation to the clock is that the data transitions must have an equal probability of occurring anywhere within the clock period or the results could be skewed. In other words, we need to have a uniform distribution of random data transitions (high and low) relative to the clocking edge.

The first measurement we take is to determine the number of times the device is still in a metastable state 8 ns after the clock edge. With this device there are 792 failures after 1 billion clock cycles. Changing the time to 9 ns we measure 65 failures after another 1 billion cycles. Because metastability resolves as an exponentially decaying function the two points define the exponential curve and they can be plotted as shown in Figure 1. An equivalent plot can be made using a semilog scale as in Figure 2. The slope of the line drawn through the two points represents tau. With these two points the tau can be determined by equation (1):

(1)
$$\tau = \frac{t_2 - t_1}{\ln(N_1/N_2)}$$

where N_1 and N_2 are the number of failures at times t_1 and t_2 , respectively.

Working thru the numbers gives us a tau of 0.40 ns. Tau of this order is representative of the FAST line of flip-flops.

Earlier we stated that T₀ is an indicator of the likelihood that the device will enter a metastable state. Now we will attempt to explain it. At 9 ns after the clock we observed 65 failures in 1 billion clock cycles. Since the data transits on average once per clock cycle and the period of this clock is 100 ns, from equation (2) we can say that there appears to be an aperture about 0.0065 picoseconds wide at the input of the device that allows metastability to occur for 9 or more nanoseconds. Another way of explaining the same thing would be to suppose that if 1 billion data




Figure 3

transitions were uniformly and randomly distributed over a clock period of 100 ns: you would expect 65 of these transitions to cause the outputs to go into a metastable state and remain there for at least 9 ns.

(2)
$$T_9 = \frac{N_9 P_C}{N_{C9}}$$

Where N_{C9} is the number of clocking events at 9 ns (in this instance, 1 billion), P_{C} is the period of the clock, and N_{9} is the number of failures recorded at 9 ns.

By the same reasoning the window at 8 ns appears to be 0.0792 picoseconds wide. It seems to have grown because there are, of course, more failures after 8 ns than after 9 ns. This aperture has been normalized by researchers to indicate the effective size of the aperture at the clock edge, or time zero. Unfortunately the normalization process tends to obscure the interpretation of T_0 . T_0 can be calculated using equation (3). Figure 3 is an extension of Figure 2 and shows the relationship of T_0 , h, and tau.

(3)
$$T_0 = T_8 e^{\left(\frac{8ns}{\tau}\right)}$$

or equivalently,

$$T_0 = T_9 e^{\left(\frac{9ns}{\tau}\right)}$$

In this case T_0 is 38.4 microseconds and this value is again typical of the FAST line of products.

Figure 3 is an extension of Figure 2 and gives a graphic indication of T₀. The number of failures plots on the same scale as the aperture size but the number of failures is dependent on the number of clock cycles used in the test (we always used 1 billion in this paper) and the ratio of data transitions to clock pulses (1:1 in this paper). On the other hand, the aperture size is independent of these things.

MTBF

Having determined the T_0 and tau of the flip-flop, calculating the mean time between failures (MTBF) is simple. Suppose a designer wants to use the flip-flop for synchronizing asynchronous data that is arriving at 10 MHz, he has a clock frequency of 25 MHz, and has decided that he would like to sample the output of the flip-flop 15 ns after the clock edge. He simply plugs his numbers into equation (4).

(4) MTBF =
$$\frac{e^{\left(\frac{r}{\tau}\right)}}{T_0f_0f_0}$$

In this formula f_c is the frequency of the clock, f_i is the average input event frequency, and t' is the time after the clock pulse that the output is sampled (of course t'>h). In this situation the f_i will be twice the data frequency because input events consist of both low and high data transitions. For the numbers above the MTBF is one million seconds or about one failure every 11.6 days. If the designer would have tried to sample the data after only 10 ns the MTBF would have been 3.8 seconds.

Metastability literature can be very confusing because several companies use different nomenclature and often the fundamental parameters are obscured by scale factors, so it is important that the user understand MTBF. Let's try a thought experiment to determine the correct MTBF formula. We know the size of the aperture at 8 ns so we need to know how often that window will occur. This is supplied by the clock period. This gives a ratio of window size to clock period and gives us the likelihood of a transition within the clock period causing a metastable state that lasts beyond the 8 ns point. Now we need to know the number of input events per clock period to determine the MTBF at 8 ns. This is supplied by the average input event period and produces the equation below where P_c and P, are the periods of the clock and input events, respectively.

(5) MTBF =
$$\frac{1}{T_8 \frac{1}{P_C} \frac{1}{P}} = \frac{1}{T_8 f_C f_i}$$

This gives the MTBF for 8 ns, but how can the formula be developed to handle other times? It has been stated in this paper that the rate of decay of metastable events is an exponential function with a time constant of tau. Using this information gives the equation below where t' is the time after the clock pulse that the output is sampled.

(6) MTBF =
$$\frac{e^{\left(\frac{r-8ns}{\tau}\right)}}{T_8f_Cf_i} = \frac{e^{\left(\frac{r}{\tau}\right)}}{T_8e^{\left(\frac{8ns}{\tau}\right)}f_Cf_i}$$

$$= \frac{e^{\left(\frac{r}{\tau}\right)}}{T_0 f_C f_i}$$

A point should be made here about MTBF. This is the mean time between failures and as such does not indicate the average time between failures. In fact, in this situation, the MTBF is the time before which there is a 63.2% probability that a failure would have occurred. Suppose a device has an MTBF of one million seconds like the example above; because the MTBF is an exponential function there is a 9.5% probability that a failure will occur in the first 1.16 days of operation. This might cause the user to feel that the device is failing more than expected. The user would find that 50% of his failures would occur within 8 days. Figure 4 gives a visual interpretation of this idea: time constant one represents one million seconds in this case.

RECENT DEVELOPMENTS

The quest for better metastability characteristics in flip-flops has recently resulted in the development of flip-flops with taus significantly less than 0.40 ns. Perhaps the most notable of these is the Signetics 74F50XXX series with typical taus of 135 ps. The specifications of these new products can cause confusion among the uninitiated because the typical To on these devices is 9.8 million seconds or about 113 days. This is an example of how the normalization process obscures the interpretation of T_0 . In the newest products the taus have decreased faster than the normal propagation delays primarily due to speed limitations of the outputs.

Using the example above and calculating T_7 from equation (3) we see that the window at h is 0.965 ps. Now let's assume that we have a device with the same size window (0.965 ps) at h and an h of 7 ns. The difference between this device and the previous example is that this device has a tau of 150 ps. Clearly, if the device has the same h and the same size of window at h but a smaller tau, the device is better. But let's calculate the T_0

$$T_0 = T_7 e^{\left(\frac{7ns}{\tau}\right)}$$

T_n=178 million seconds!

Comparing the T_0 of any two devices does not show which device is superior. However, one can expect that the device with the lower tau is superior in all but the most peculiar circumstances.




Figure 4

AN220 Synchronizing and Clock Driving Solutions—Using the 74F50XXX Family

Application Note

Standard Products

THE 74F50XXX FAMILY

- 74F5074 Synchronizing Dual D-Type Flip-Flop
- 74F50728 Synchronizing Cascaded D-Type Flip-Flop
- 74F50729 Synchronizing Dual D-Type Flip-Flop with Edge-Triggered Set and Reset
- 74F50109 Synchronizing Dual J-K Positive Edge-Triggered Flip-Flop

MAJOR FAMILY FEATURES


- · Metastable immune characteristics
- Propagation delay skew and output to output skew guaranteed to be less than 1.5ns
- Balanced output currents for clock driver applications (I_{OH} = I_{OL} = 20mA)


INTRODUCTION

Philips 74F50XXX series of products have been designed to resolve synchronization problems and at the same time produce complementary metastable/immune outputs with remarkably small skews useful in clock driving applications. The 74F5074 and 74F50109 are pin and function compatible replacements of the 74F74 and 74F109 respectively. The 74F50728 consists of two pair of cascaded D-type flip-flops, and the 74F50729 is a pin compatible replacement for the 74F74 with edge-triggered set and reset inputs.

SYNCHRONIZATION

Synchronizing incoming signals to a system clock has proven to be costly, either in terms of time delays or hardware. In order to synchronize a signal a flip-flop is normally used to 'capture' the incoming signal. When a flip-flop is used in this mode its setup and hold times are occasionally violated. Whenever this occurs the flip-flop can enter a metastable state causing the outputs to glitch, oscillate, enter an intermediate state or change state in some abnormal fashion. Any of





these conditions could cause a system to crash. To minimize this risk, flip-flops are often cascaded so that the input signal is captured on the first clock pulse and released on the second clock pulse (see Figure 1). This gives the first flipflop about one clock period minus its propagation delay and minus the second flip-flop's clock-to-Q setup time to resolve any metastable condition. This method greatly reduces the probability that the outputs of the synchronizing device may display an abnormal state, but the trade-off is that one clock cycle is lost to synchronize the incoming signal. Often two separate flip-flop packages are required to produce the cascaded flipflop circuit.

The 74F50XXX series of products have five design features that cause them to be immune from metastability problems. First, the flip-flops are designed so that their outputs cannot change state until any internal metastability has been resolved. This assures that the outputs will not glitch, oscillate, enter an intermediate state, or change state in some abnormal fashion. Second, the setup and hold

time window has been minimized to reduce the likelihood of internal flip-flops entering a metastable state. Third, the internal flip-flops have specifically been designed to exit a metastable state as rapidly as possible. Fourth, the Clock-to-Q propagation delays through the part have been made as short as possible. Finally, Philips has used the best oxide-isolated process available to make these products the best synchronization solutions possible.

METASTABLE IMMUNITY


Philips uses the term 'metastable immune' to describe characteristics of some of the products in its FAST family, specifically the 74F50XXX family which presently consists of 4 products. This term means that the outputs will not glitch or display an output anomaly under any circumstances including setup and hold time violations. This claim is easily verified on the 74F5074.


When a test is performed (see Figure 2) where two independent signal generators are running at nearly the same frequency (in this case 10 MHz clock and

September 1989 286

Synchronizing and Clock Driving Solutions— Using the 74F50XXX Family

AN220





10.02 MHz data) the device-under-test operates continuously in the region where metastability can occur. If the Q output is then used to trigger a digital scope set to infinite persistence the Q output will build a waveform.

When the device-under-test is a 74F74 (which was not designed with metastable immune characteristics) the waveform appears as shown in Figure 3. This figure clearly shows that the Q output can vary in time with respect to the Q or trigger point. It also implies that the Q or Q output waveshapes may be distorted.


This can be verified on an analog scope with a micro-channel plate CRT. Perhaps of even greater interest are the dots running along the 3.5 volt line in the upper right hand quadrant. These show that the Q output did not change state even though the Q output glitched to at least 1.5 volts, the trigger point of the scope.

When the device-under-test is a metastable immune part, such as the 74F5074, the waveform appears as shown in Figure 4. The 74F5074 Q output does not vary with respect to the Q trigger point

even when the part is driven into a metastable state. Any tendency towards internal metastability is resolved by Signetics patented circuitry. If a metastable event occurs within the flip-flop the only outward manifestation of the event will be an increased Clock-to-Q/Q propagation delay. This propagation delay is, of course, a function of the metastability characteristics of the device (see below).

METASTABILITY CHARACTERISTICS

In order to define the metastability characteristics of these products Philips



has chosen to use the parameters described by Thomas J. Chaney and Fred U. Rosenberger of Washington University in St. Louis, Missouri in their paper "Characterization and Scaling of MOS Flip-flop Performance in Synchronous Applications" in the *Proceedings of the Caltech Conference on VLSI*, January 1979. These parameters were chosen because they are fundamental and the best papers written on metastability use these parameters.

The first parameter to be considered is To. To is a function of the propensity of a latch to enter a metastable state. It is also a very strong function of the normal propagation delay of the device and is generally given in units of seconds. The second parameter is h. It is the propagation delay from Clock-to-Q through a device under normal (i.e., no internal metastability) operation. The final parameter is tau (τ). Tau is the exponential time constant of the rate at which a latch in a metastable state resolves that condition and is typically specified in tenths of nanoseconds. Tau is generally the most important of the defining parameters.

To determine the Mean Time Between Failures (MTBF) the following formula is used:

$$MTBF = \frac{\left[exp\left(\frac{t'}{\tau}\right)\right]}{\left[T_0 \text{ (clock rate) (input data rate)}\right]}$$

where t' is the time given between the flip-flop clock and the output sampling time. This time is always greater than h. One point to keep in mind is that the input data rate is twice the frequency of the input signal because each cycle of the pulse generator produces two data inputs, one high and one low. A pulse generator operating at 5 MHz produces an input data rate of 10 MHz.

As an example using the 74F5074, assume that one failure per century is acceptable and both data and the clock are at 10 MHz. A typical tau for the 54F5074 is 135 picoseconds with a T_0 of 9.8E6 seconds. Since one century equals about three billion seconds, substituting into the equation above gives:

3E9 sec =
$$\frac{\left[\exp\left(\frac{t'}{0.135 \text{ ns}}\right)\right]}{\left[9.8E6(10 \text{ MHz})(10 \text{ MHz})\right]}$$

$$t' = 9.5 \text{ ns}$$

If an additional nanosecond were allowed between the clock and the sampling point one could expect a failure about once every 1.7 million years.

The 74F728 MTBF can be determined by setting the clock period to the t' so that in the example above the t'=100 ns. This t' gives:

MTBF =
$$\frac{\left[exp\left(\frac{100 \text{ ns}}{0.135 \text{ ns}}\right) \right]}{\left[9.8E6(10 \text{ MHz})(10 \text{ MHz}) \right]}$$

MTBF = 5.0E321 seconds

or 16E312 centuries!

Note that in this case a failure is considered to be any propagation delay beyond the delay expected in a situation where setup and hold times were not violated. Assuming data and clock rates of 100 MHz gives:

MTBF=
$$\frac{\left[\exp\left(\frac{10 \text{ ns}}{0.135 \text{ ns}}\right)\right]}{\left[9.8E6(100 \text{ MHz})(100 \text{ MHz})\right]}$$

MTBF= 15E9 seconds or 48 years!

SKEW CHARACTERISTICS

One of the requirements for an effective clock driver is that the complementary outputs have a small skew relative to each other. Figure 5 shows a picture of the 74F5074 outputs at room temperature with a 5 volt V_{cc}. Because of Philips

patented circuitry the output skews will always remain tightly coupled over temperature and ${\rm V_{cc}}$.

SUMMARY

Because of their minimum output skews, metastable immune characteristics, and balanced output drive capabilities the

Synchronizing and Clock Driving Solutions— Using the 74F50XXX Family

AN220

74F50XXX series of products offer viable solutions to synchronization and clock driver problems.

Document No.	Application Note
ECN No.	
Date of issue	January, 1990
Status	
FAST Products	

INTRODUCTION

Subtle differences in a device's design sometimes allow unusual applications. Consider the difference between edge triggered and level sensitive inputs—

SINGLE 14-PIN IC DOUBLES INPUT FREQUENCY


The 74F50729 from Philips is a dual D-type flip-flop. The part is functionally equivalent to the 74F74 except that set and reset are positive edge triggered rather than level sensitive. The circuits described in this application note make use of the edge triggered set and reset features of the 74F50729. The first circuit is a frequency doubler. It is shown in Figure 1a along with input and output waveforms running at 30MHz and 60MHz respectively (Figure 1b).


AN221

Multiplying and Dividing Clock Frequencies Using the 74F50729

The operation of the frequency doubler is as follows. When the flip-flop starts out in the high state, the first rising clock edge will toggle the flip-flop into the low state because the Q' is tied back to D. From here each rising clock or clock' edge will toggle the part into the high state, and this rising edge will trigger the CLR input to put

the part back into the low state. Since each transition on the input clock produces two transitions at the output, the output frequency is twice that of the input. The width of the high going pulses can be increased by placing a delay in the path of the CLR signal.





Multiplying and Dividing Clock Frequencies Using the 74F50729


AN221


MULTIPLY INPUT FREQUENCY BY N USING N FLIP-FLOPS

The 74F50729 can also be used to multiply input frequencies by n using n flipflops. The circuit shown in Figure 2a uses n flip-flops to produce a series of n pulses in response to each rising transition at the input. The pulse width high and low can be independently increased by increasing the delays shown in Figure 2b.

To understand the operation of this circuit, imagine $Q_{1...n}$ starting out in the low state and $Q'_{1...n}$ in the high state. A low to high transition at the CLK_{1...n} inputs will cause $Q_{1...n}$ to go high and $Q'_{1...n}$ to go low. The low to high transitions of $Q_{1...n}$ will trigger the CLR_{1...n} inputs bringing $Q_{1...n}$ back low and $Q'_{1...n}$ back high. The low to high transitions of $Q'_{1...n-1}$ will trigger SET_{2...n} putting $Q_{2...n}$ into the high state and

 $\mathbf{Q}_{2..n}$ into the low state. The low to high transitions of $\mathbf{Q}_{2..n}$ will again trigger the $\mathrm{CLR}_{2.n}$ inputs bringing $\mathbf{Q}_{2..n}$ back low and $\mathbf{Q}_{2..n}$ back high. This in turn will stimulate another set of pulses on $\mathbf{Q}_{3..n}/\mathbf{Q}'_{3..n}$ stimulating another set on $\mathbf{Q}_{4..n}/\mathbf{Q}'_{4..n}$ and so on. When the sequence is complete, \mathbf{Q}_n will have produced n rising pulses, \mathbf{Q}_{n-1} will have produced n-1 rising pulses, and so on down through \mathbf{Q}_1 which will have produced one pulse.





Multiplying and Dividing Clock Frequencies Using the 74F50729


AN221


DIVIDING THE INPUT FREQUENCY BY 1.5 AND 3

The final circuit in Figure 3a works much like a two bit ripple counter except that it increments itself from the count of two to the count of three without requiring an input clock edge. To trace through the circuit operation, imagine the two flip-flops both starting out in the low state (see Figure 3b). The first rising clock edge will

toggle flip-flop 1 into the high state. The next rising clock edge will toggle flip-flop 1 into the low state which will toggle flip-flop 2 into the high state which will trigger the SET input of flip-flop putting it back into the high state. The next rising clock edge will toggle flip-flop 1 into the low state which will toggle flip-flop 2 into the low state. The two flip-flops have wrapped back around to their initial state

and it has taken three input clock cycles. In three input clock cycles flip-flop 1 goes through the repetitive sequence 0101 (two full cycles), so its output frequency is two thirds or 1/1.5 that of the input. In three input clock cycles flip-flop 2 has gone through the repetitive sequence 0011 (one full cycle), so its output frequency is one third that of the input.





January 1990

AN222 Eliminating Glitches—Using the 74F50XXX Family

Application Note

Standard Products

INTRODUCTION


One of the hazards of using self-timed circuits is that, on occasion, a glitch or runt pulse can appear because of race conditions. Because this pulse is too small to be interpreted as a legitimate one or zero, it can wreak havoc with a design.


A SOLUTION


The following circuits turn runt pulses into useable fixed width pulses or, if the input is too small, block the input. This idea is especially useful if the output is being used to trigger a set, reset, or clock input of another flip-flop.

Figure 1 shows half of a Philips 74F5074 in a configuration that will turn a positive runt pulse into a useable pulse or ignore it if it is too small. Normal propagation delays from the clock to Q may be extended in this configuration but the outputs will not be corrupted in any manner. Figure 2 does the same for a negative pulse. (Note: The 74F50729 can be used in a similar manner, but with the feedback originating from the opposite output.)

The circuit is normally in the reset state (the Q output low) in Figure 1. If a glitch that is narrower than the delay (4 nanoseconds or wider works fine) arrives at the D input, the glitch on the data line will be gone when the clock sees the glitch and so the output will remain low. This is indicated in Figure 3 by the input C pulse not appearing on the output. If the glitch is the same size as the delay so that the data is in transition when the flip-flop clocks the outputs may switch with a delayed propagation time but they won't glitch (indicated by the B pulse in Figure 3). This is because the clock width is at least as long as the delay and is sufficient for the flip-flop to operate properly. If the







input pulse is longer than the delay the output will have normal transitions (pulses A and D). The output of the device will be a pulse with a width determined by the characteristics of the output loading on Q'. With a 50 pf capacitor on the Q' output, the Q output pulse width is about 6ns. If a longer output pulse width is required, a non-inverting delay from the Q' to the reset or an inverting delay from

the Q can be used. The width of the output pulse would then be about the propagation delay thru the flip-flop plus the delay to the reset input.

This circuit will only work with the metastable-immune features of the 74F50XXX series. If a non-metastable immune device is used the outputs can produce a glitch.



DATA HANDBOOK SYSTEM

Our Data Handbook System comprises more than 60 books with specifications on electronic components, subassemblies and materials. It is made up of seven series of handbooks:

INTEGRATED CIRCUITS

DISCRETE SEMICONDUCTORS

DISPLAY COMPONENTS

PASSIVE COMPONENTS*

PROFESSIONAL COMPONENTS**

MAGNETIC PRODUCTS*

LIQUID CRYSTAL DISPLAYS

The contents of each series are listed on pages III to IX.

The data handbooks contain all pertinent data available at the time of publication, and each is revised and reissued periodically.

Where application is given it is advisory and does not form part of the product specification.

Condensed data on the preferred products of Philips Components is given in our Preferred Type Range catalogue (issued annually).

Information on current Data Handbooks and how to obtain a subscription for future issues is available from any of the Organizations listed on the back cover.

Product specialists are at your service and enquiries will be answered promptly.

^{*} Will replace the Components and materials (green) series of handbooks.

^{**} Will replace the Electron tubes (blue) series of handbooks.

INTEGRATED CIRCUITS

code	handbook title
IC01	Radio, audio and associated systems Bipolar, MOS
IC02a/b	Video and associated systems Bipolar, MOS
IC03	ICs for Telecom Bipolar, MOS Subscriber sets, Cordless Telephones
IC04	HE4000B logic family CMOS
IC05	Advanced Low-power Schottky (ALS) Logic Series
IC06	High-speed CMOS; PC74HC/HCT/HCU Logic family
IC07	Advanced CMOS logic (ACL)
IC08	10/100K ECL Logic/Memory/PLD
IC09	TTL logic series
IC10	Memories MOS, TTL, ECL
IC11	Linear Products
IC12	I ² C-bus compatible ICs
IC13	Semi-custom Programmable Logic Devices (PLD)
IC14	Microcontrollers NMOS, CMOS
IC15	FAST TTL logic series
Supplement to IC15	FAST TTL logic series
IC16	CMOS integrated circuits for clocks and watches
IC17	ICs for Telecom Bipolar, MOS Radio pagers Mobile telephones ISDN
IC18	Microprocessors and peripherals
IC19	Data communication products
IC23	Advanced BiCMOS interface logic
	•

DISCRETE SEMICONDUCTORS

current code	new code	handbook title
S1	SC01	Diodes High-voltage tripler units
S2a	SC02	Power diodes
S2b	SC03	Thyristors and triacs
S3	SC04	Small-signal transistors
S4a	SC05	Low-frequency power transistors and hybrid IC power modules
S4b	SC06	High-voltage and switching power transistors
S5	SC07	Small-signal field-effect transistors
S6	SC08a*	RF bipolar transistors
	SC08b**	RF power MOS transistors
	SC09	RF power modules
S7	SC10	Surface mounted semiconductors
S8b	SC12	Optocouplers
S9	SC13*	Power MOS transistors
S10	SC14	Wideband transistors and wideband hybrid IC modules
S11	SC15	Microwave transistors
S15**	SC16	Laser diodes
S13	SC17	Semiconductor sensors

^{*} Not yet issued with the new code in this series of handbooks.

^{**} New handbook in this series; will be issued shortly.

DISPLAY COMPONENTS

code	handbook title
DC01	Colour display components
	Colour TV Picture Tubes and Assemblies Colour Monitor Tube Assemblies
DC02	Monochrome monitor tubes and deflection units
DC03	Television tuners, coaxial aerial input assemblies
DC04	Loudspeakers
DC05	Flyback transformers, mains transformers and general-purpose FXC assemblies

PASSIVE COMPONENTS

current code	new code	handbook title			
C14	PA01	Electrolytic capacitors; solid and non-solid	 :		
C11	PA02	Varistors, thermistors and sensors			
C12	PA03	Potentiometers and switches			
C7	PA04	Variable capacitors			
C22	PA05*	Film capacitors			
C15	PA06*	Ceramic capacitors			
C9	PA07*	Piezoelectric quartz devices			
C13	PA08	Fixed resistors			

^{*} Not yet issued with the new code in this series of handbooks.

PROFESSIONAL COMPONENTS

current	new code	handbook title
Т3	PC01	High-power klystrons and accessories
T5	PC02*	Cathode-ray tubes
T6	PC03*	Geiger-Müller tubes
Т9	PC04	Photo multipliers
T10	PC05	Plumbicon camera tubes and accessories
T11	PC06	Circulators and Isolators
T12	PC07	Vidicon and Newvicon camera tubes and deflection units
T13	PC08	Image intensifiers
T15	PC09	Dry-reed switches
	PC11	Solid state image sensors and peripherals integrated circuits
Т9	PC12*	Electron multipliers

^{*} Not yet issued with the new code in this series of handbooks.

MAGNETIC PRODUCTS

code	new code	handbook title		
C4 }	MA01	Soft Ferrites	-	
C16 C19	MA02* MA03*	Permanent magnet materials Piezoelectric ceramics		

^{*} Not yet issued with the new code in this series of handbooks.

LIQUID CRYSTAL DISPLAYS

current code	new code	handbook title
S14	LCD01	Liquid Crystal Displays and driver ICs for LCDs

Philips Components – a worldwide company

Argentina: PHILIPS ARGENTINA S.A., Div. Philips Components, Vedia 3892, 1430 BUENOS AIRES, Tel. (01) 541-4261.

Australia: PHILIPS COMPONENTS PTY Ltd, 11 Waltham Street, ARTARMON, N.S.W. 2064, Tel. (02) 439 3322. **Austria:** ÖSTERREICHISCHE PHILIPS INDUSTRIE G.m.b.H.,

UB Bauelemente, Triester Str. 64, 1101 WIEN, Tel. (0222) 60 101-820.

Belgium: N.V PHILIPS PROF. SYSTEMS - Components Div 80 Rue Des Deux Gares, B-1070 BRUXELLES, Tel. (02) 52 56 111.

Brazil: PHILIPS COMPONENTS (Active Devices & LCD) Av. das

Nacoes Unidas, 12495-SAO PAULO-SP, CEP 04578, P.O. Box 7383. Tel. (011) 534-2211.

PHILIPS COMPONENTS (Passive Devices & Materials) Av. Francisco Monteiro 702, RIBEIRAO PIRES-SP, CEP 09400, Tel. (011) 459-8211.

Canada: PHILIPS ELECTRONICS LTD., Philips Components, 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. (416) 292-5161.

(IC Products) PHILIPS COMPONENTS – Signetics Canada LTD., 1 Eva Road, Suite 411, ETOBICOKE, Ontario, M9C 4Z5, Tel. (416) 626-6676

Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. (02) 77 38 16

Colombia: IPRELENSO LTDA., Carrera 21 No. 56-17, BOGOTA, D.E., P.O. Box 77621, Tel. (01) 2497624.

Denmark: PHILIPS COMPONENTS A/S, Prags Boulevard 80, PB1919, DK-2300 COPENHAGEN S, Tel. 01-541133.

Finland: PHILIPS COMPONENTS, Sinikalliontie 3, SF 2630 ESPOO, Tel. 358-0-50 261.

France: PHILIPS COMPOSANTS, 117 Quai du Président Roosevelt, 92134 ISSY-LES-MOULINEAUX Cedex, Tel. (01) 40938000

Germany: PHILIPS COMPONENTS UB der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-0.

Greece: PHILIPS HELLENIQUE S.A., Components Division, No. 15, 25th March Street, GR 17778 TAVROS,

Tel. (01) 4894339/4894911.

Hong Kong: PHILIPS HONG KONG LTD., Components Div. 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)-42 45 121.

India: PEICO ELECTRONICS & ELECTRICALS LTD Components Dept., Shivsagar Estate A'Block, P.O. Box 6598, 254-D Dr. Annie Besant Rd., BOMBAY – 40018, Tel. (022) 49 21 500-49 21 515.

Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Components Div., Setiabudi II Building, 6th Fl., Jalan H.R. Rasuna Said (P.O. Box 223/KBY) Kuningan, JAKARTA 12910, Tel (021)517995

Ireland: PHILIPS ELECTRONICS (IRELAND) LTD., Components Division, Newstead, Clonskeagh, DUBLIN 14, Tel. (01) 693355.

Italy: PHILIPS S.p.A., Philips Components, Piazza IV Novembre 3, I-20124 MILANO, Tel. (02) 6752.1.

Japan: PHILIPS JAPAN LTD,. Components Division, Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03) 740-5028

Korea (Republic of): PHILIPS ELECTRONICS (KOREA) LTD Components Division, Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02) 794-5011.

Malaysia: PHILIPS MALAYSIA SDN BHD, Components Div., 3 Jalan SS15/2A SUBANG, 47500 PETALING JAYA Tel. (03) 73 45 511

Mexico: PHILIPS COMPONENTS, Paseo Triunfo de la Republica, No 215 Local 5, Cd Juarez CHI HUA HUA 32340 MEXICO Tel. (16) 18-67-01/02

Netherlands: PHILIPS NEDERLAND B.V., Marktgroep Philips Components, Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 783749.

New Zealand: PHILIPS NEW ZEALAND LTD. Components Division, 110 Mt. Eden Road, C.P.O. Box 1041, AUCKLAND, Tel. (09) 605-914.

Norway: NORSK A/S PHILIPS, Philips Components, Box 1, Manglerud 0612, OSLO, Tel. (02) 68 02 00.

Pakistan: PHILIPS ELECTRICAL CO. OF PAKISTAN LTD., Philips Markaz, M.A. Jinnah Rd., KARACHI-3, Tel. (021) 72 57 72.

Peru: CADESA, Carretera Central 6.500, LIMA 3, Apartado 5612, Tel. 51-14-35 00 59

Philippines: PHILIPS ELECTRICAL LAMPS INC. Components Div., 106 Valero St. Salcedo Village, P.O. Box 911, MAKATI, Metro MANILA, Tel. (63-2) 810-0161. **Portugal:** PHILIPS PORTUGUESA S.A.R.L.., Av. Eng. Duarte

Pacheco 6, 1009 LISBOA Codex, Tel. (019) 6831 21.

Singapore: PHILIPS SINGAPORE, PTE LTD., Components Div.,

Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 3502 000.

South Africa: S.A. PHILIPS PTY LTD., Components Division, JOHANNESBURG 2000, P.O. Box 7430.

Spain: PHILIPS COMPONENTS, Balmes 22, 08007 BARCELONA, Tel. (03) 301 63 12.

Sweden: PHILIPS COMPONENTS, A.B., Tegeluddsvägen 1, S-11584 STOCKHOLM, Tel. (9)8-7821 000. Switzerland: PHILIPS A.G., Components Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH,

Tel. (01) 488 22 11

Taiwan: PHILIPS TAIWAN LTD., 581 Min Sheng East Road, P.O. Box 22978, TAIPEI 10446, Taiwan, Tel. 886-2-5005899. Thailand: PHILIPS ELECTRICAL CO. OF THAILAND LTD.,

283 Silom Road, P.O. Box 961, BANGKOK, Tel. (02) 233-6330-9.

Turkey: TÜRK PHILIPS TICARET A.S., Philips Components, Talatpasa Cad. No. 5, 80640 LEVENT/ISTANBUL, Tel. (01) 179 27 70.

United Kingdom: PHILIPS COMPONENTS LTD Mullard House, Torrington Place, LONDON WC1E 7HD, Tel (071) 580 6633

United States: (Colour picture tubes - Monochrome & Colour Display Tubes) PHILIPS DISPLAY COMPONENTS COMPANY, 1600 Huron Parkway, P.O. Box 963, ANN ARBOR, Michigan 48106, Tel. 313/996-9400. (IC Products) PHILIPS COMPONENTS – Signetics, 811 East

Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (408) 991-2000.

(Passive Components, Discrete Semiconductors, Materials and Professional Components & LCD) PHILIPS COMPONENTS, Discrete Products Division, 2001 West Blue Heron Blvd.,

P.O. Box 10330, RIVIERA BEACH, Florida 33404, Uruguay: PHILIPS COMPONENTS, Coronel Mora 433,

MONTEVIDEO, Tel. (02)70-4044. Venezuela: MAGNETICA S.A., Calle 6, Ed. Las Tres Jotas, CARACAS 1074A, App. Post. 78117, Tel. (02) 241 75 09. Zimbabwe: PHILIPS ELECTRICAL (PVT) LTD.,

62 Mutare Road, HARARE, P.O. Box 994, Tel. 47211.

For all other countries apply to: Philips Components Division Strategic Accounts and International Sales, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl,

© Philips Export B.V. 1990

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

Philips Components



PHILIPS